Your browser does not support JavaScript! Skip to main content
Free 30-day trial DO-178C Handbook RapiCoupling Preview DO-178C Multicore Training Multicore Resources
Rapita Systems
 

Industry leading verification solutions

View All

Software Verification with RVS

RapiTest - Functional testing RapiCover - Coverage analysis RapiTime - Timing analysis RapiTask - RTOS scheduling visualization RapiCoverZero - Zero-footprint coverage analysis RapiTimeZero - Zero-footprint timing analysis RapiTaskZero - Zero-footprint scheduling analysis RVS Qualification Kits - Tool qualification for DO-178C RapiCouplingPreview - DCCC analysis

Multicore Verification with MACH178

MACH178 Core Pack - Getting started MACH178 Platform Pack - Platform evaluation MACH178 Resource Pack - Interference verification MACH178 Qualification Pack- Tool qualification

Product-related services

Tool Integration Training Consultancy Support

Other Solutions

RTBx - The ultimate data logging solution Sim68020 - Motorola 68020 Simulation

Using Our Solutions

RVS Development roadmap Product life cycle policy RVS Assurance issue policy

Latest from Rapita HQ

Latest news

Rapita Systems Collaborates with Wind River to Break the Multicore Certification Barrier
MACH178 Rapita Systems Launches Next Generation of MACH178 for Multicore
RVS 3.24 accelerates multicore software verification
Rapita Systems and Avionyx Announce Strategic Partnership to Offer Best-in-class Avionics Solutions
View News

Latest from the Rapita blog

The Evolution of DO-178 and ED-12 Standards
Retro gaming with the Sim68020
RVS gets a new timing analysis engine
How to measure stack usage through stack painting with RapiTest
View Blog

Latest discovery pages

Processor How to achieve multicore DO-178C certification with Rapita Systems
Plane How to achieve DO-178C certification with Rapita Systems
Military Drone Certifying Unmanned Aircraft Systems
control_tower DO-278A Guidance: Introduction to RTCA DO-278 approval
View Discovery pages

Upcoming events

DASC 2026
2026-09-13
DO-178C Multicore Virtual Training
2026-09-29
HISC 2026
2026-10-13
Supporting Multicore Interference Analysis using Branch Traces
2026-11-24
View Events

Technical resources for industry professionals

Latest White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
View White papers

Latest Videos

Supporting Multicore Interference Analysis using Branch Traces
Multicore Avionics (Aerospace Innovations)
AMACC Rev B & Multicore Certification: What U.S. Defense Programs Need to Know for Airworthiness Success
Certification-Ready Rust: GNAT Pro & RVS for Avionics Standards
View Videos

Latest Case studies

Case Study Front Cover
Multicore timing analysis support for ECSS-E-ST-40C R&D with MACH178
GMV case study front cover
GMV verify ISO26262 automotive software with RVS
Kappa: Verifying Airborne Video Systems for Air-to-Air Refueling using RVS
View Case studies

Other Resources

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

 Flyers

 Multicore resources

Discover Rapita

About us

The company menu

  • Customers
  • Partners & Distributors
  • Research projects
  • Contact us
  • Careers
  • Working at Rapita
  • Subscribe to newsletter

Industries

  Civil Aviation (DO-178C)   Military & Defense   Automotive (ISO 26262)   Space

Standards

  DO-178C   A(M)C 20-193

US office


info@rapitasystems.com Rapita Systems, Inc., 41131 Vincenti Ct., Novi, MI 48375, USA

UK office

+44 (0)1904 413945
info@rapitasystems.com Rapita Systems Ltd., Atlas House, Osbaldwick Link Road, York, YO10 3JB, UK

Spain office

+34 93 351 02 05
info@rapitasystems.com Rapita Systems S.L., Parc UPC, Edificio K2M, c/ Jordi Girona, 1-3, Barcelona 08034, Spain
Back to Top

Is your compiler smarter than an undergraduate?

2013-11-13

Recently I chanced upon a discussion among some undergraduates studying Computer Science. They were debating whether programmers should routinely employ efficient bit-manipulation in their source code rather than trusting that the compiler will do a good job on a more straightforward representation of the algorithm. My initial thought was "why is this even a question these days?"

The canonical source is on Standford's website and is a treasure-trove of interesting snippets. Let's take a convenient and simple example, testing whether a word has a single bit set:

f = v && !( v & (v-1) )

With a little bit of thought, it's possible to see what this is doing - when you subtract 1 from a number, its bit-representation has the same top bit set except in the cases where the borrow goes all the way to the top bit - in which case it was a power of two. The wrinkle is that zero passes this plain test, so it's necessary to discount that possibility by explicitly catching the case where the input is zero.

The equivalent explicit form would be something like the following:

int bitset_loop32( int v )
{
   int b = 0;
   int k = 0;
   unsigned int m = 1;
   for( b = 0; b < 32; b++ )
   {
      if( v & m )
      {
         k++;
      }
      m <<= 1;
   }
   return k == 1;
}

Which one is "best"? The one-liner is a low-level optimization where the behaviour is only apparent after some thought, so there are several factors to think about:

  • The bit-hack version is concise, so you can see everything that the code is doing right there in one line, although it takes some effort to figure out what it's doing.
  • The one-liner is also expressed in very low-level terms, so it will likely trace better to the object code.
  • However, since it's already in low-level terms, there's not much scope for a compiler to optimise it.
  • However, if you're really looking for source to object code traceability, that's possibly a good thing, as it means your code will largely be where you said you wanted it.
  • The bit-twiddling doesn't use any extra storage (from the perspective of the source code) compared to the bitset_loop approach.
  • Since it doesn't include a loop, the one-liner version is more likely to have predictable execution time.
  • The looping version is of a form that's typically easier to relate to higher-level requirements, especially when it comes to traceability and independent review.
  • Although it's not so relevant for this example, maintaining and debugging an explicit-but-inefficient implementation is generally easier than doing so on the equivalent optimized version.

My advice, coming from a background where reviews and justification are important, would be:

  • Make sure you have the explicit version and the optimized version available side by side in some way. You could keep the explicit version in a comment or perhaps include a way of configuring the code to be able to test one or the other in a test-suite (or even to test them together.)
  • Don't fall into the trap of convenient premature optimizations without first seeing if this is an optimization worth doing. Test early and often, and you'll focus your effort on problems that are important to solve.
  • If you care about efficiency enough to use it as justification for optimizations, then you should be measuring your execution times for whatever target environment(s) you're running in. You will need data to show that the one-bit-set algorithm is a barrier to overall system efficiency, and you will need data to show that changing the implementation leads to improved overall system efficiency, and crucially you'll need to show that the change to the implementation is the cause of the improvement (rather than, for example, the change to the implementation changing something innocuous like memory alignments or register allocations that happen to have a knock-on improvement effect).

In the end, Sean Anderson's advice sums it up pretty well: "Benchmarking is the best way to determine whether one method is really faster than another, so consider the techniques below as possibilities to test on your target architecture."

DO-178C webinars

DO178C webinars

White papers


Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle

A Commercial Solution for Safety-Critical Multicore Timing Analysis

Related blog posts

Conditional code without branches

.
2015-12-10

Optimising for code size might not do what you expect - a GCC and PowerPC example

.
2015-02-09

Multi-core pitfalls: unintended code synchronization

.
2015-01-07

Software Optimization Techniques #17: Repositioning Code and State Machines

.
2011-06-02

Pagination

  • Current page 1
  • Page 2
  • Page 3
  • Page 4
  • Page 5
  • Page 6
  • Page 7
  • Next page Next ›
  • Last page Last »
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Success Stories
  • Success Stories Menu

    • Airbus Defence & Space
    • BAE Systems
    • Cobham
    • Collins Aerospace
    • Leonardo
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Data Coupling & Control Coupling
    • DO-178C
    • AC 20-193 and AMC 20-193
    • Certifying eVTOL
    • Certifying UAS

All materials © Rapita Systems Ltd. 2026 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter