Your browser does not support JavaScript! Skip to main content
Free 30-day trial DO-178C Handbook RapiCoupling Preview DO-178C Multicore Training Multicore Resources
Rapita Systems
 

Industry leading verification solutions

View All

Software Verification with RVS

RapiTest - Functional testing RapiCover - Coverage analysis RapiTime - Timing analysis RapiTask - RTOS scheduling visualization RapiCoverZero - Zero-footprint coverage analysis RapiTimeZero - Zero-footprint timing analysis RapiTaskZero - Zero-footprint scheduling analysis RVS Qualification Kits - Tool qualification for DO-178C RapiCouplingPreview - DCCC analysis

Multicore Verification with MACH178

MACH178 Core Pack - Getting started MACH178 Platform Pack - Platform evaluation MACH178 Resource Pack - Interference verification MACH178 Qualification Pack- Tool qualification

Product-related services

Tool Integration Training Consultancy Support

Other Solutions

RTBx - The ultimate data logging solution Sim68020 - Motorola 68020 Simulation

Using Our Solutions

RVS Development roadmap Product life cycle policy RVS Assurance issue policy

Latest from Rapita HQ

Latest news

Text: Whats New in RVS 3.25. Image: Double decker commercial airliner taking off from a runway with an overlay of code RVS 3.25 brings improved zero-footprint analysis to more platforms
Rapita Systems Collaborates with Wind River to Break the Multicore Certification Barrier
MACH178 Rapita Systems Launches Next Generation of MACH178 for Multicore
RVS 3.24 accelerates multicore software verification
View News

Latest from the Rapita blog

Introduction to Data Coupling and Control Coupling for DO-178C
The Evolution of DO-178 and ED-12 Standards
Retro gaming with the Sim68020
RVS gets a new timing analysis engine
View Blog

Latest discovery pages

Processor How to achieve multicore DO-178C certification with Rapita Systems
Plane How to achieve DO-178C certification with Rapita Systems
Military Drone Certifying Unmanned Aircraft Systems
control_tower DO-278A Guidance: Introduction to RTCA DO-278 approval
View Discovery pages

Upcoming events

DASC 2026
2026-09-13
DO-178C Multicore Virtual Training
2026-09-29
HISC 2026
2026-10-13
Supporting Multicore Interference Analysis using Branch Traces
2026-11-24
View Events

Technical resources for industry professionals

Latest White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
View White papers

Latest Videos

Supporting Multicore Interference Analysis using Branch Traces
Multicore Avionics (Aerospace Innovations)
AMACC Rev B & Multicore Certification: Key considerations for software verification in US defense programs
Certification-Ready Rust: GNAT Pro & RVS for Avionics Standards
View Videos

Latest Case studies

Case Study Front Cover
Multicore timing analysis support for ECSS-E-ST-40C R&D with MACH178
GMV case study front cover
GMV verify ISO26262 automotive software with RVS
Kappa: Verifying Airborne Video Systems for Air-to-Air Refueling using RVS
View Case studies

Other Resources

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

 Flyers

 Multicore resources

Discover Rapita

About us

The company menu

  • Customers
  • Partners & Distributors
  • Research projects
  • Contact us
  • Careers
  • Working at Rapita
  • Subscribe to newsletter

Industries

  Civil Aviation (DO-178C)   Military & Defense   Automotive (ISO 26262)   Space

Standards

  DO-178C   A(M)C 20-193

US office


info@rapitasystems.com Rapita Systems, Inc., 41131 Vincenti Ct., Novi, MI 48375, USA

UK office

+44 (0)1904 413945
info@rapitasystems.com Rapita Systems Ltd., Atlas House, Osbaldwick Link Road, York, YO10 3JB, UK

Spain office

+34 93 351 02 05
info@rapitasystems.com Rapita Systems S.L., Parc UPC, Edificio K2M, c/ Jordi Girona, 1-3, Barcelona 08034, Spain
Back to Top

ED4I tool - generating diverse code automatically to satisfy ISO26262 requirements

2014-09-23

Is it possible to use diversity on a single processor to reliably detect hardware faults?

That's the thought that lead to research which resulted in ED4I, a technique to support error detection. How we got from this research to the point where cars on the road are now relying upon ECUs that have been developed using this technique is an interesting story.

The story starts a few years ago when one of our customers asked if we could do anything to help them use ED4I to automate how they generate diverse code of their embedded safety-critical control systems. Maintaining different variants of the same control system and having to maintain a diverse version was using up a lot of engineering work. If they could automate how diverse versions of their control algorithms were generated, then the customer could save a lot of precious time and effort.

What is ED4I?

ED4I stands for "Error Detection by Diverse Data and Duplicated Instructions", it was a technique published in 2000 by Nahmsuk Oh, Subahshish Mitra and Edward J. McCluskey from the Center for Reliable Computing, Stanford [1].

A common technique to detect temporary faults is to run the same program twice and see if you get the same results. ED4I is a variant on this, that detects permanent faults too.

ED4I works by running two similar but different versions of the software. Each version of the software performs the same basic computations but it uses different numbers in those calculations. This means that the data used in the computation uses different binary bits throughout its journey through the system architecture: memory, registers, data bus, arithmetic logic unit. Therefore a variety of faults in the hardware (temporary or permanent) can be detected.

Oversimplifying the theory a lot: if you scale (multiply) all the inputs to an algorithm by a constant value then the output you get is also scaled by the same value. There are a number of transformations that you need to make to the program to make this true. This presentation [2] has some simple explanations.

The scaling factor used is -2, which means that all the numbers in an algorithm are shifted and inverted. e.g.

 

    57 (0011 1001) becomes
  -114 (1000 1110)

The basic transformations needed to use this technique are concerned with comparisons (<, > etc), constants, multiplication and division:

An example of ED4I

/* Version 1 of computation */
x1 = 2;
y1 = 3;
z1 = x1 * y1
/* z1 is 6 */


/* Version 2 of computation */
x2 = -4; /* scale all constants */
y2 = -6;
z2 = x2 * y2 / (-2); /* transform multiplication by dividing by -2*/
/* z2 is -12 */

/* Compare results */

if (z1 != z2/(-2) )
{
  /* error detected */
}

There are, of course, lots of loose ends to tie up: constants, global variables, arrays, pointer arithmetic, types, overflow... the list goes on. Some of these are explained in [1]. These situations are handled automatically by our ED4I tool.

What did we do?

We wrote a tool which takes embedded C software and produces an ED4I version of certain functions by automatically applying the correct transformations, scaling constants, dealing with comparisons and all the other oddities.

The customer has used this several times on automotive applications as a fast way of getting redundant software versions to detect hardware faults. It turns out that this is an efficient and cost-effective way of getting a diverse version of software, suitable for certain ISO-26262 and AUTOSAR systems.

The real cost saving comes from being able to automatically generate diverse software without having to maintain multiple versions. This is especially important when you have many similar product variants generated from the same basic software source.

We are now doing some research in the VeTeSS project based on this, to understand how this technique can be applied more broadly. If you're interested, why not get in touch?

[1] http://www-crc.stanford.edu/crc_papers/CRC-TR-00-8.pdf
[2] http://www.cs.cornell.edu/courses/cs717/2001fa/lectures/ED4I%20Presentation.ppt

DO-178C webinars

DO178C webinars

White papers


Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle

A Commercial Solution for Safety-Critical Multicore Timing Analysis

Related blog posts

Going above and beyond the quality standards

.
2020-11-03

What’s the difference between a SIL and a DAL? How does it affect my Code Coverage?

.
2014-10-07

Major trends in automotive software development

.
2012-12-03

Explaining the RapiCover Tool Qualification Process

.
2012-06-14

Pagination

  • Current page 1
  • Page 2
  • Next page Next ›
  • Last page Last »
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Success Stories
  • Success Stories Menu

    • Airbus Defence & Space
    • BAE Systems
    • Cobham
    • Collins Aerospace
    • Leonardo
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Data Coupling & Control Coupling
    • DO-178C
    • AC 20-193 and AMC 20-193
    • Certifying eVTOL
    • Certifying UAS

All materials © Rapita Systems Ltd. 2026 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter