Your browser does not support JavaScript! Skip to main content
Free 30-day trial Customer portal Careers DO-178C Handbook
 
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing   RapiCover - Structural coverage analysis   RapiTime - Timing analysis (inc. WCET)   RapiTask - Scheduling visualization   RapiCoverZero - Zero footprint coverage analysis   RapiTimeZero - Zero footprint timing analysis   RapiTaskZero - Zero footprint scheduling analysis

Multicore verification

  MACH178   Multicore Timing Solution   RapiDaemons

Services

  V & V Services   Qualification   Training   Tool Integration  Support

Industries

  Aerospace (DO-178C)   Automotive (ISO 26262)   Space

Other

  RTBx   Mx-Suite   Software licensing   Product life cycle policy  RVS development roadmap

Latest from Rapita HQ

Latest news

RVS 3.18 Launched
Solid Sands partners with Rapita Systems
Danlaw Acquires Maspatechnologies - Expanding Rapita Systems to Spain
Rapita co-authored paper wins ERTS22 Best paper award
View News

Latest from the Rapita blog

Measuring response times and more with RapiTime
Why mitigating interference alone isn’t enough to verify timing performance for multicore DO-178C projects
There are how many sources of interference in a multicore system?
Supporting modern development methodologies for verification of safety-critical software
View Blog

Latest discovery pages

do178c DO-178C Guidance: Introduction to RTCA DO-178 certification
matlab_simulink MATLAB® Simulink® MCDC coverage and WCET analysis
code_coverage_ada Code coverage for Ada, C and C++
amc-20-193 AMC 20-193
View Discovery pages

Upcoming events

Aerospace Tech Week Europe 2023
2023-03-29
Aeromart Montreal 2023
2023-04-04
Certification Together International Conference
2023-05-10
View Events

Technical resources for industry professionals

Latest White papers

DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis
Compliance with the Future Airborne Capability Environment (FACE) standard
View White papers

Latest Videos

Streamlined software verification with RVS 3.18
Sequence analysis with RapiTime
Visualize call dependencies with RVS thumbnail
Visualize call dependencies with RVS
Analyze code complexity thumbnail
Analyze code complexity with RVS
View Videos

Latest Case studies

Supporting ISO 26262 ASIL D software verification for EasyMile
RapiCover’s advanced features accelerate the certification of military UAV Engine Control
Front cover of whitepaper collins
Delivering world-class tool support to Collins Aerospace
View Case studies

Other Downloads

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 930 46 42 72
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3, Office 306-307
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top

Breadcrumb

  1. Home
  2. Rapita Systems SL

Rapita Systems S.L.

Rapita Systems Spain offices

Multicore experts based in Barcelona

  •  Platform analysis
  •  RapiDaemon interference generators
ContactRead about the acquisition
  • About RSS
  • Solutions
  • The team

About Rapita Systems S.L.

Rapita Systems S.L. (RSS) delivers solutions to verify and certify the software timing behavior of multicore processors in safety-critical embedded settings. This groundbreaking technology was pioneered at the BSC-CNS and is now mature and available commercially to industry via Rapita's MACH178 solution.

RSS was formed when Maspa Technologies S.L. was acquired by Danlaw Inc., Rapita Systems' parent company. Read more here.

Solutions

Solutions

As Rapita Systems' Hardware Centre of Excellence, RSS provides a range of services and tools to support multicore verification, including platform analysis, RapiDaemon interference generators and contention modeling. These solutions are used to identify and measure the impact that interference can have on multicore-hosted software applications.

The solutions provides by RSS form a cornerstone of the MACH178 and Multicore Timing solutions, which provide a pathway to certifying the next generation of multicore embedded avionics and automotive systems.

Case study: Airbus

Rapita Systems S.L., then operating as Maspa Technologies S.L., played a key role in Airbus’ successful certification of the first ever ‘fully-automatic air-to-air refueling (A3R) operation with a boom system’. Timing analysis and characterization services were provided to Airbus that were key to building a certification argument for this advanced multicore avionics system.

Airbus logo

Platform analysis

The verification of increasingly complex multicore COTS SoCs is a common challenge for embedded time-critical systems, which requires a detailed understanding of the hardware platform being used. Understanding a platform in enough depth to support verification, especially for projects undergoing DO-178C or similar certification, requires specialist knowledge.

The Rapita Systems S.L. team are world-leading specialists in understanding multicore platforms, with decades of experience in computer architecture and performance analysis. 

This gives them the expertise needed to distil platform information from extensive (often 1,000s of pages long) technical reference manuals into actionable insights that support key activities including the following: 

  • Critical Configuration Settings (CCS) Analysis
  • Interference Channel (IC) Analysis
  • Hardware Event Monitor Analysis and Validation

Solutions

RapiDaemons for analyzing timing interference

Qualifiable interference generators are at the heart of multicore timing analysis solutions. Rapita Systems S.L. (RSS) builds on long-term expertise in the design and deployment of specialized interference generators for timing analysis and identification of performance bottlenecks. Rapita Systems interference generators, developed by RSS, are sold as "RapiDaemons".

RapiDaemons are simple, well-crafted pieces of code that operate at the lowest interface between hardware and software. They are designed and refined to stress specific interference channels through applying contention on shared hardware resources.

Contention on shared hardware resources is a common source of interference in multicore platforms, as when a resource arbitrates multiple simultaneous requests, this can cause timing delays. RapiDaemons are designed to generate specific activities on specific shared resources, triggering a predefined effect on a specific interference channel with minimal impact on other interference channels. This supports the application of various verification methodologies for multicore systems.

Fran

Dr Francisco J. Cazorla - Senior Technical Fellow

PhD in Computer Architecture from the Polytechnic University of Catalonia (2005). More than 20 years of experience in multi-threaded processors (simultaneous mulit-threading, multicores, etc.).

Enrico

Dr Enrico Mezzetti

PhD in Timing Analysis from University of Bologna and Padua (2011). More than 10 years of experience in real-time systems, RTOS, WCET and schedulability analyses.

Fran

Mikel Fernandez

MSc in Computer Architecture, Systems, and Networks from the Universitat Politècnica de Catalunya (2010). More than 10 years of experience in multicore embedded systems, RTOS, simulation, and performance analysis.

Josep Jorba

Josep Jorba

MSc in Telecommunication from the Universitat Politècnica de Catalunya (2003). More than 15 years of experience in embedded systems, real-time operating systems and certification processes including building automation, industrial communications and automotive domains.

Fran

Dr Alejandro Serrano

PhD in Computer Architecture from University of Alicante. Consolidated expertise on on hardware reliability with focus on timing analysis solutions for embedded multicore time-critical systems.

Fran

Mengdie Zhou

BSc in Computer Architecture from University of Zaragoza. Experience on embedded systems, RTOS and FPGA design. Working with different sensors (LiDAR 2D, UWB, IMU) in RT for their unification and data processing with an algorithm (ICP) in the Bachelor's degree final project.

Fran

Jordi Cardona

MsC on Computer Architecture from Universitat Politècnica de Catalunya (UPC) and finishing his PhD on Computer Architecture from UPC. More than 5 years of expertise on embedded systems' hardware design with focus on timing analysis for NoC-based multicore real-time systems.

  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • AMC 20-193
    • What is CAST-32A?
    • Multicore Timing Analysis
    • MC/DC Coverage
    • Code coverage for Ada, C & C++
    • Embedded Software Testing Tools
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C
    • WCET Tools
    • Worst Case Execution Time
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®

All materials © Rapita Systems Ltd. 2023 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter