Your browser does not support JavaScript! Skip to main content
Free 30-day trial DO-178C Handbook RapiCoupling Preview DO-178C Multicore Training Multicore Resources
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing  RapiCover - Structural coverage analysis  RapiTime - Timing analysis (inc. WCET)  RapiTask - Scheduling visualization  RapiCoverZero - Zero footprint coverage analysis  RapiTimeZero - Zero footprint timing analysis  RapiTaskZero - Zero footprint scheduling analysis  RapiCouplingPreview - DCCC analysis

Multicore Verification

  MACH178  MACH178 Foundations  Multicore Timing Solution  RapiDaemons

Engineering Services

  V&V Services  Data Coupling & Control Coupling  Object code verification  Qualification  Training  Consultancy  Tool Integration  Support

Industries

  Civil Aviation (DO-178C)   Automotive (ISO 26262)   Military & Defense   Space

Other

RTBx Sim68020 Mx-Suite Software licensing Product life cycle policy RVS Assurance issue policy RVS development roadmap

Latest from Rapita HQ

Latest news

SAIF Autonomy to use RVS to verify their groundbreaking AI platform
RVS 3.22 Launched
Hybrid electric pioneers, Ascendance, join Rapita Systems Trailblazer Partnership Program
Magline joins Rapita Trailblazer Partnership Program to support DO-178 Certification
View News

Latest from the Rapita blog

How emulation can reduce avionics verification costs: Sim68020
Multicore timing analysis: to instrument or not to instrument
How to certify multicore processors - what is everyone asking?
Data Coupling Basics in DO-178C
View Blog

Latest discovery pages

Military Drone Certifying Unmanned Aircraft Systems
control_tower DO-278A Guidance: Introduction to RTCA DO-278 approval
Picture of a car ISO 26262
DCCC Image Data Coupling & Control Coupling
View Discovery pages

Upcoming events

DASC 2025
2025-09-14
DO-178C Multicore In-person Training (Fort Worth, TX)
2025-10-01
DO-178C Multicore In-person Training (Toulouse)
2025-11-04
HISC 2025
2025-11-13
View Events

Technical resources for industry professionals

Latest White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
View White papers

Latest Videos

How to make AI safe in autonomous systems with SAIF
Rapita Systems - Safety Through Quality
Simulation for the Motorola 68020 microprocessor with Sim68020
AI-driven Requirements Traceability for Faster Testing and Certification
View Videos

Latest Case studies

GMV case study front cover
GMV verify ISO26262 automotive software with RVS
Kappa: Verifying Airborne Video Systems for Air-to-Air Refueling using RVS
Supporting DanLaw with unit testing and code coverage analysis for automotive software
View Case studies

Other Resources

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

 Multicore resources

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 93 351 02 05
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top Contact Us

Software Optimization Techniques #9: Single Path Code

Breadcrumb

  1. Home
2011-03-24

The latest in the series of blog posts on optimizing embedded software with the aim of improving (i.e. reducing) worst-case execution times focuses on single path code.

Software optimization techniques which improve worst-case execution times #9: Single Path Code

Improved worst-case execution times can often be achieved by modifying functions or blocks of code so that they have a single execution path. This is particularly relevant when the code is executed on advanced high performance processors. Here instruction pipelines greatly improve execution speed for sections of code that can be executed without branching.

Single path code has the added advantage that obtaining adequate test coverage is far simpler than it is for data dependent code with multiple paths.

The worst-case execution time of a function or block of code can easily be compromised by code constructs that are aimed at improving average case behaviour. This is typically the case when an early exit is provided for non-worst-case data. However testing for an early exit in the average case compromises worst-case execution time.

The following example represents a further improvement to the worst-case execution time of the “count set bits” function. Here the loop has been removed and a series of table look-ups used to determine the number of set bits in each 4-bit section of the 32-bit value. The function now has a single execution path.

Example: Single path

const Uint8 bits_table[] =
{0,1,1,2,1,2,2,3,1,2,2,3,2,3,3,4};
Uint32 
csb6(Uint32 x)
{
return bits_table[(x) & 0xF] +
bits_table[(x >> 4) & 0xF] +
bits_table[(x >> 8) & 0xF] +
bits_table[(x >> 12) & 0xF] +
bits_table[(x >> 16) & 0xF] +
bits_table[(x >> 20) & 0xF] +
bits_table[(x >> 24) & 0xF] +
bits_table[(x >> 28)];
}

Using a larger lookup table with say 256 entries would mean that only 4 array look-ups were needed, one for each byte of the 32-bit word. This would further improve the worst-case execution time at the expense of using more memory: a typical memory versus speed trade-off. Interestingly, a larger look-up table could be well worthwhile if the function was in-lined in a number of places. Here the reduction in overall code size could exceed the increase in the size of the look-up table.

It is worth noting that the use of very large look-up tables can on some processors result in more cache misses and hence an increased worst-case execution time.

The table below shows the worst-case execution times for different implementations of the “count set bits” function.

Function WCET (clock ticks)
  MPC555 HC12
csb3 272 1140
csb4 151 1180
csb5 86 1028
csb6 52 2080
csb7 32 80
Reduction in WCET (3-7) 88.2% 93%

The final implementation, csb7, is similar to csb6 but uses an 8-bit look-up table. The reduction in worst-case execution time between the initial implementation using a while loop and the final implementation using an 8-bit look-up table is a factor of 8 for the MPC555 and a factor of 14 for the HC12.

Next week: Static loop iteration count

DO-178C webinars

DO178C webinars

White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis

Related blog posts

Software Optimization Techniques #1: An Introduction To Optimizing Embedded Software

.
2011-01-21

Identifying Optimization Candidates

.
2010-09-03

Achieving real-time performance improvements within the SPARK framework

.
2010-08-05

A five step process for optimization

.
2010-05-28

Pagination

  • First page « First
  • Previous page ‹ Previous
  • Page 1
  • Page 2
  • Page 3
  • Page 4
  • Page 5
  • Current page 6
  • Page 7
  • Next page Next ›
  • Last page Last »
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Embedded Software Testing Tools
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®
    • Data Coupling & Control Coupling
    • Aerospace Software Testing
    • DO-178C
    • Meeting DO-178C Objectives
    • AC 20-193 and AMC 20-193
    • Meeting A(M)C 20-193 Objectives
    • Certifying eVTOL
    • Cerifying UAS

All materials © Rapita Systems Ltd. 2025 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter