Your browser does not support JavaScript! Skip to main content
Free 30-day trial DO-178C Handbook RapiCoupling Preview DO-178C Multicore Training Multicore Resources
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing  RapiCover - Structural coverage analysis  RapiTime - Timing analysis (inc. WCET)  RapiTask - Scheduling visualization  RapiCoverZero - Zero footprint coverage analysis  RapiTimeZero - Zero footprint timing analysis  RapiTaskZero - Zero footprint scheduling analysis  RapiCouplingPreview - DCCC analysis

Multicore Verification

  MACH178  MACH178 Foundations  Multicore Timing Solution  RapiDaemons

Engineering Services

  V&V Services  Data Coupling & Control Coupling  Object code verification  Qualification  Training  Consultancy  Tool Integration  Support

Industries

  Civil Aviation (DO-178C)   Automotive (ISO 26262)   Military & Defense   Space

Other

RTBx Mx-Suite Software licensing Product life cycle policy RVS Assurance issue policy RVS development roadmap

Latest from Rapita HQ

Latest news

SAIF Autonomy to use RVS to verify their groundbreaking AI platform
RVS 3.22 Launched
Hybrid electric pioneers, Ascendance, join Rapita Systems Trailblazer Partnership Program
Magline joins Rapita Trailblazer Partnership Program to support DO-178 Certification
View News

Latest from the Rapita blog

How to certify multicore processors - what is everyone asking?
Data Coupling Basics in DO-178C
Control Coupling Basics in DO-178C
Components in Data Coupling and Control Coupling
View Blog

Latest discovery pages

control_tower DO-278A Guidance: Introduction to RTCA DO-278 approval
Picture of a car ISO 26262
DCCC Image Data Coupling & Control Coupling
Additional Coe verification thumb Verifying additional code for DO-178C
View Discovery pages

Upcoming events

DASC 2025
2025-09-14
DO-178C Multicore In-person Training (Fort Worth, TX)
2025-10-01
DO-178C Multicore In-person Training (Toulouse)
2025-11-04
HISC 2025
2025-11-13
View Events

Technical resources for industry professionals

Latest White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
View White papers

Latest Videos

Rapita Systems - Safety Through Quality
Simulation for the Motorola 68020 microprocessor with Sim68020
AI-driven Requirements Traceability for Faster Testing and Certification
Multicore software verification with RVS 3.22
View Videos

Latest Case studies

GMV case study front cover
GMV verify ISO26262 automotive software with RVS
Kappa: Verifying Airborne Video Systems for Air-to-Air Refueling using RVS
Supporting DanLaw with unit testing and code coverage analysis for automotive software
View Case studies

Other Resources

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

 Multicore resources

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 93 351 02 05
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top Contact Us

Deadline Floor Inheritance Protocol for Earliest Deadline First resource sharing

Breadcrumb

  1. Home
2014-07-23

In a previous posting, I mentioned the Deadline Floor Inheritance Protocol for resource sharing in EDF schedulers. In this blog post, I describe how this works.

Earliest Deadline First (EDF) scheduling is an optimal preemptive scheduling algorithm for single core processors. What optimal means in this case is that all deadlines will be met, provided that the total CPU utilization is less than or equal to 100%. The more frequently-used rate-monotonic (RM) scheduling can only guarantee this if CPU utilization is 69.3% or less. The downside for EDF is that exceeding 100% utilization means that some tasks miss their deadlines. Unlike RM, it isn't possible to predict which tasks miss their deadlines if the system becomes unschedulable - so it's important to take this into account when selecting a scheduling algorithm for a given task.

In EDF, the priority of tasks varies depending on how soon their deadline is. So the task with the shortest deadline has the highest priority. A number of policies for sharing resources have been proposed for EDF, the most popular of which is Stack Resource Protocol (SRP). Unfortunately, SRP is complex, as evidenced by the difficulties of implementing it correctly for Ada 2005 (see our previous posting for more details). The Deadline Floor Inheritance Protocol (DFP) has been proposed as an alternative solution for resource sharing. It has the advantage of being relatively simple to implement, while providing a number of useful properties:

  1. no job can be blocked after it starts;
  2. there can be no transitive blocking or deadlock;
  3. no job can be blocked for longer than the execution time of one outermost critical section;
  4. if the oldest earliest deadline job is blocked, it will become unblocked no later than the first instant when the currently executing job is not holding any resource

Under DFP, if multiple tasks share a single resource, the resource inherits the earliest deadline of the sharing tasks. While a task accesses the resource, it is treated as if it's deadline is the resource's inherited deadline.

For example, if a system includes three tasks T1, T2, and T3. The deadline of the tasks are as follows:

  • T1: 10 ticks after task release
  • T2: 20 ticks after task release
  • T3: 30 ticks after task release

If T3 is released at time t=0, its deadline is 30.

At t=1, it accesses a resource that is shared with T2. The deadline of the resource is calculated as the lower of T3's deadline or the soonest possible deadline for T2, which is 21 (assuming that T2 is released this instant). Therefore, T3 is executed with an inherited deadline of 21.

At t=2, T2 is released. It's deadline is 22 (t + deadline, 2+10). Because the deadline is later than the current deadline of T3, it doesn't preempt T3.

At t=3, T1 is released with deadline 13 (3+10). It preempts T3 as it has the shortest deadline. T1 executes for 9, completing at 12.

Execution resumes with T3 at t=12. At t=14, T3 relinquishes the resource, and its deadline returns to 30, which allows T2 to preempt it, and then run to completion.

This is illustrated below. DFP Example

Further information on DFP can be found in http://www-users.cs.york.ac.uk/burns/YCS476.pdf

DO-178C webinars

DO178C webinars

White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Embedded Software Testing Tools
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®
    • Data Coupling & Control Coupling
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C
    • AC 20-193 and AMC 20-193
    • ISO 26262
    • What is CAST-32A?

All materials © Rapita Systems Ltd. 2025 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter