Your browser does not support JavaScript! Skip to main content
Free 30-day trial DO-178C Handbook RapiCoupling Preview DO-178C Multicore Training Multicore Resources
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing  RapiCover - Structural coverage analysis  RapiTime - Timing analysis (inc. WCET)  RapiTask - Scheduling visualization  RapiCoverZero - Zero footprint coverage analysis  RapiTimeZero - Zero footprint timing analysis  RapiTaskZero - Zero footprint scheduling analysis  RapiCouplingPreview - DCCC analysis

Multicore Verification

  MACH178  MACH178 Foundations  Multicore Timing Solution  RapiDaemons

Engineering Services

  V&V Services  Data Coupling & Control Coupling  Object code verification  Qualification  Training  Consultancy  Tool Integration  Support

Industries

  Civil Aviation (DO-178C)   Automotive (ISO 26262)   Military & Defense   Space

Other

RTBx Mx-Suite Software licensing Product life cycle policy RVS Assurance issue policy RVS development roadmap

Latest from Rapita HQ

Latest news

SAIF Autonomy to use RVS to verify their groundbreaking AI platform
RVS 3.22 Launched
Hybrid electric pioneers, Ascendance, join Rapita Systems Trailblazer Partnership Program
Magline joins Rapita Trailblazer Partnership Program to support DO-178 Certification
View News

Latest from the Rapita blog

How emulation can reduce avionics verification costs: Sim68020
Multicore timing analysis: to instrument or not to instrument
How to certify multicore processors - what is everyone asking?
Data Coupling Basics in DO-178C
View Blog

Latest discovery pages

control_tower DO-278A Guidance: Introduction to RTCA DO-278 approval
Picture of a car ISO 26262
DCCC Image Data Coupling & Control Coupling
Additional Coe verification thumb Verifying additional code for DO-178C
View Discovery pages

Upcoming events

DASC 2025
2025-09-14
DO-178C Multicore In-person Training (Fort Worth, TX)
2025-10-01
DO-178C Multicore In-person Training (Toulouse)
2025-11-04
HISC 2025
2025-11-13
View Events

Technical resources for industry professionals

Latest White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
View White papers

Latest Videos

How to make AI safe in autonomous systems with SAIF
Rapita Systems - Safety Through Quality
Simulation for the Motorola 68020 microprocessor with Sim68020
AI-driven Requirements Traceability for Faster Testing and Certification
View Videos

Latest Case studies

GMV case study front cover
GMV verify ISO26262 automotive software with RVS
Kappa: Verifying Airborne Video Systems for Air-to-Air Refueling using RVS
Supporting DanLaw with unit testing and code coverage analysis for automotive software
View Case studies

Other Resources

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

 Multicore resources

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 93 351 02 05
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top Contact Us

Installing Targetlink 2.6, GCC 2.95.2 and Axiom MPC555

Breadcrumb

  1. Home
2010-08-12

We've had this web page up on the Rapita Systems website for some time now. As it seems to be of interest to quite a few visitors, we've decided to move it into the blog.

Installing GCC 2.95.2 for Targetlink (Windows)

This procedure details a step by step installation of GCC 2.95.2 for Targetlink 2.6 on Windows. 1. Download: cygwin; PowerPC GNU Toolkit v2.05; newlib-1.13.0.zip 2. Install cygwin c:\cygwin 3. Install PpcElfInstall.exe in c:\cygwin 4. Unzip newlib-1.13.0.zip in c:\cygwin\home\user 5. Open a cygwin console (Icon "Macraigor Cygwin Shell" on the desktop) 6. Start a cygwin console and fix the broken spec file: dos2unix.exe /usr/local/lib/gcc-lib/powerpc-elf/2.95.2/specs 7. Start a cygwin console and compile and install newlib:

cd
mkdir newlib_compile
cd newlib_compile
../newlib-1.13.0/configure --target=powerpc-elf
make
make install

Installing Targetlink 2.6 with GCC for MPC555 (Windows)

This procedure details a step-by-step installation of dSpace Targetlink 2.6 for a Axiom MPC555 Board and GCC on Windows. 1. Execute TL2.0.6_Setup.exe (found on Targetlink 2.6 Install CD) and follow the instructions 2. Install gcc for targetlink. (See the "how to" above) 3. Execute the file TL206_TSM_CME555_GNU2952.exe (should be provided in directory GNU/gcc_package/TSMCME555GNU/ TL206_TSM-CME555-GNU2952) 4. Edit the file C:\dSPACE\matlab\TL\Config\tl_global_options.m After "% insert list of generic target code generation modules here ..." , add :

i = i+1;
codeopt(i).name = 'Generic MPC5XX/GNU2952';
codeopt(i).targetDLL = 'AnsiTarget.dll';
codeopt(i).target = 'Generic';
codeopt(i).cc = ;
codeopt(i).targetDir = 'SrcFiles\MPC5xx\GNU2952';

After "% insert list of target simulation configurations here ...", add :

i = i+1;
simconfig(i).name = 'CME555/GNU2952';
simconfig(i).board = 'CME555';
simconfig(i).cc = 'GNU2952';
simconfig(i).myC = 'MPC5XX';
simconfig(i).config = 'TLSerPort.xml';
simconfig(i).makefile = 'MakeFile.mk';
simconfig(i).compilerRootEnv = 'MPC5XX_GNU2952_ROOT';

5. Set the environment variable MPC5XX_GNU2952_ROOT=c:\cygwin\usr\local 6. Add c:\cygwin\bin to the PATH variable 7. Edit the file C:\dSPACE\matlab\TL\SimFiles\CME555\GNU2952\makefile.mk as follows:

# ------------------------------------------------------
# Define environment variables
# ------------------------------------------------------
%setenv TMPDIR = $(D_WORK)
%setenv COMPILER_PATH = $(COMP_ROOT)\bin\
%setenv LIBRARY_PATH = $(COMP_ROOT)\lib\gcc-lib\powerpc-elf\2.95.2\include
%setenv C_INCLUDE_PATH = $(COMP_ROOT)\lib\gcc-lib\powerpc-elf\2.95.2\include
%setenv path = $(COMP_ROOT)\bin
[...]
# ------------------------------------------------------
# Specify tools
# ------------------------------------------------------
CC = $(COMP_ROOT)\bin\powerpc-elf-gcc.exe # compiler
AS = $(COMP_ROOT)\bin\powerpc-elf-as.exe # assembler
LD = $(COMP_ROOT)\bin\powerpc-elf-ld.exe # linker
CV = $(COMP_ROOT)\bin\powerpc-elf-objcopy.exe # object converter
PA = $(TL_ROOT)\exe\TLawk.exe # AWK

8. Finally, fix the .h files so that they can be used by cpp (unixstyle end of line). In a cygwin console:

cd /cygdrive/c/dSpace
find . -name *.h -exec dos2unix {} \;

Troubleshooting with Targetlink 2.6, GCC 2.95.2 and Axiom MPC555 Q: "Cmd timeout" error received after downloading the SW to the board A: Change the serial driver of the board to 'polling mode'. To do so, edit file comm_drv.c in c:\dSpace\matlab\TL\SimFiles\CME555\GNU2952:

#define POLLING
//#undef POLLING

Q: "Could not find file.c" error while building the target

A: This usually happens because the cygwin DLL can not be found. Even if c:\cygwin\bin is in the path, it may not find it. Workaround: Manually copy it on the current directory. Maybe launching a cygwin window, and therefore forcing loading the DLL can solve the problem.

DO-178C webinars

DO178C webinars

White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Embedded Software Testing Tools
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®
    • Data Coupling & Control Coupling
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C
    • AC 20-193 and AMC 20-193
    • ISO 26262
    • What is CAST-32A?

All materials © Rapita Systems Ltd. 2025 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter