Your browser does not support JavaScript! Skip to main content
Free 30-day trial Customer portal Careers DO-178C Handbook DO-178C Multicore Training
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing   RapiCover - Structural coverage analysis   RapiTime - Timing analysis (inc. WCET)   RapiTask - Scheduling visualization   RapiCoverZero - Zero footprint coverage analysis   RapiTimeZero - Zero footprint timing analysis   RapiTaskZero - Zero footprint scheduling analysis

Multicore Verification

  MACH178  Multicore Timing Solution  RapiDaemons

Engineering Services

  V & V Services  Data Coupling & Control Coupling  Object code verification  Qualification  Training  Tool Integration  Support

Industries

  Aerospace (DO-178C)  Automotive (ISO 26262)  Space

Other

RTBx Mx-Suite Software licensing Product life cycle policy RVS development roadmap

Latest from Rapita HQ

Latest news

RVS 3.19 Launched
Rapita is proud to be an ISOLDE Partner
Rapita and SYSGO underline partnership
RVS 3.18 Launched
View News

Latest from the Rapita blog

Introduction to Data Coupling and Control Coupling for DO-178C
Measuring response times and more with RapiTime
Why mitigating interference alone isn’t enough to verify timing performance for multicore DO-178C projects
There are how many sources of interference in a multicore system?
View Blog

Latest discovery pages

DCCC Image Data Coupling & Control Coupling
Additional Coe verification thumb Verifying additional code for DO-178C
do178c DO-178C Guidance: Introduction to RTCA DO-178 certification
matlab_simulink MATLAB® Simulink® MCDC coverage and WCET analysis
View Discovery pages

Upcoming events

View Events

Technical resources for industry professionals

Latest White papers

Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis
View White papers

Latest Videos

Deep Dive on Multicore Interference Webinar
Viewing software behavior at a glance with RVS treemaps
Using support functions with RapiTest
Thumbnail
Streamlined software verification with RVS 3.19
View Videos

Latest Case studies

Supporting ISO 26262 ASIL D software verification for EasyMile
RapiCover’s advanced features accelerate the certification of military UAV Engine Control
Front cover of whitepaper collins
Delivering world-class tool support to Collins Aerospace
View Case studies

Other Downloads

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 93 351 02 05
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top Contact Us

An introduction to Modified Condition/Decision Coverage (MC/DC)

Breadcrumb

  1. Home
  2. Blog
  3. An introduction to Modified Condition/Decision Coverage (MC/DC)
2010-07-22

Modified Condition/Decision Coverage (MC/DC) is a method of ensuring adequate testing for safety-critical software. At its core lies the idea that if a choice can be made, all the possible factors (conditions) which contribute to that choice (decision) must be tested.

For instance, if I want to decide what to wear one day, my choice of whether to put on a jacket might be broken down into the following decision:

Jacket = Cold ∨ Raining ∨ Windy

NB: I've chosen to use first-order logical operators to represent these expressions because it avoids the issue of shortcutting logical operators, such as C-style && and ||.

For MC/DC to be complete for this decision, I will need to show that each of these conditions can affect the outcome, and this is accomplished by finding a specific pair of states which show this effect. The pair must be identical except for the value of that one condition. For example, if the decision is taken on two days, Monday and Tuesday:

Day      Temperature	Precipitation	Wind Speed
Monday   20°C           0mm             2kph
Tuesday  22°C           0mm             25kph

One might consider them to represent the expressions:

Monday = ¬Cold ∧ ¬Windy ∧ ¬Raining
Tuesday = ¬Cold ∧ Windy ∧ ¬Raining

This pair would be sufficient to show that if only the state of the Windy condition changes, the decision to wear a jacket also changes, since I would choose to wear a jacket on Tuesday, but not on Monday.

So, for the whole decision, I will need three pairs of tests, which means a bare minimum of four distinct condition states. The pairs for this example might be:

Cold:
¬Cold ∧ ¬Windy ∧ ¬Raining
Cold ∧ ¬Windy ∧ ¬Raining
Windy:
¬Cold ∧ ¬Windy ∧ ¬Raining
¬Cold ∧ Windy ∧ ¬Raining
Raining:
¬Cold ∧ ¬Windy ∧ ¬Raining
¬Cold ∧ ¬Windy ∧ Raining

As you can see, the first state in each pair is the same. Any pair would do, so long as only one condition changes between the states. Find out more about MC/DC on our discovery page.

Interested in RapiCover?


Learn more Free trial

DO-178C webinars

DO178C webinars

White papers

Sysgo WP Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis
Compliance with the Future Airborne Capability Environment (FACE) standard

Related blog posts

1000 conditions per decision ought to be enough for anybody

.
2019-01-28

CAST-10 "Literal" Interpretation of Decision Coverage Increases Rigor of Testing Requirements

.
2015-03-25

Philippa explains: "What is MC/DC?"

.
2015-02-17

Does DO-178C require object code structural coverage?

.
2014-11-21

Pagination

  • Current page 1
  • Page 2
  • Page 3
  • Page 4
  • Page 5
  • Next page Next ›
  • Last page Last »
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Embedded Software Testing Tools
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®
    • Data Coupling & Control Coupling
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C
    • AMC 20-193
    • What is CAST-32A?

All materials © Rapita Systems Ltd. 2023 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter