Your browser does not support JavaScript! Skip to main content
Free 30-day trial DO-178C Handbook RapiCoupling Preview DO-178C Multicore Training Multicore Resources
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing  RapiCover - Structural coverage analysis  RapiTime - Timing analysis (inc. WCET)  RapiTask - Scheduling visualization  RapiCoverZero - Zero footprint coverage analysis  RapiTimeZero - Zero footprint timing analysis  RapiTaskZero - Zero footprint scheduling analysis  RapiCouplingPreview - DCCC analysis

Multicore Verification

  MACH178  MACH178 Foundations  Multicore Timing Solution  RapiDaemons

Engineering Services

  V&V Services  Data Coupling & Control Coupling  Object code verification  Qualification  Training  Consultancy  Tool Integration  Support

Industries

  Civil Aviation (DO-178C)   Automotive (ISO 26262)   Military & Defense   Space

Other

RTBx Mx-Suite Software licensing Product life cycle policy RVS Assurance issue policy RVS development roadmap

Latest from Rapita HQ

Latest news

SAIF Autonomy to use RVS to verify their groundbreaking AI platform
RVS 3.22 Launched
Hybrid electric pioneers, Ascendance, join Rapita Systems Trailblazer Partnership Program
Magline joins Rapita Trailblazer Partnership Program to support DO-178 Certification
View News

Latest from the Rapita blog

How to certify multicore processors - what is everyone asking?
Data Coupling Basics in DO-178C
Control Coupling Basics in DO-178C
Components in Data Coupling and Control Coupling
View Blog

Latest discovery pages

control_tower DO-278A Guidance: Introduction to RTCA DO-278 approval
Picture of a car ISO 26262
DCCC Image Data Coupling & Control Coupling
Additional Coe verification thumb Verifying additional code for DO-178C
View Discovery pages

Upcoming events

DASC 2025
2025-09-14
DO-178C Multicore In-person Training (Fort Worth, TX)
2025-10-01
DO-178C Multicore In-person Training (Toulouse)
2025-11-04
HISC 2025
2025-11-13
View Events

Technical resources for industry professionals

Latest White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
View White papers

Latest Videos

Rapita Systems - Safety Through Quality
Simulation for the Motorola 68020 microprocessor with Sim68020
AI-driven Requirements Traceability for Faster Testing and Certification
Multicore software verification with RVS 3.22
View Videos

Latest Case studies

GMV case study front cover
GMV verify ISO26262 automotive software with RVS
Kappa: Verifying Airborne Video Systems for Air-to-Air Refueling using RVS
Supporting DanLaw with unit testing and code coverage analysis for automotive software
View Case studies

Other Resources

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

 Multicore resources

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 93 351 02 05
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top Contact Us

Rapita and Lauterbach Provide Combined Solution for Timing Analysis and Quality Assurance

Breadcrumb

  1. Home
2009-04-09
Lauterbach's TRACE32 PowerTrace hardware module provides a proven method of capturing the timing trace data required by RapiTime for measuring application performance and calculating worst-case execution time (WCET). Using PowerTrace as an external timing trace data capture device has the advantage that the instrumentation code required can be made extremely efficient in terms of both code size and execution time overhead. As accurate timestamps are applied externally by PowerTrace, each instrumentation point (automatically added to the code by RapiTime) simply needs to write its ID to an address or register monitored via the trace port (NEXUS or ETM). On many embedded targets, this can be achieved in a single assembler instruction, and so is inherently thread safe. Once the source code has been instrumented using RapiTime, compiled and linked, it can be downloaded by TRACE32 onto the target ready for testing. A trace of the software's timing behaviour can now be obtained by automatically running a series of tests on the target and capturing the trace data using PowerTrace. Once the trace data has been captured, the data is converted to RapiTime's native format, allowing a full analysis of the captured time frame. The Lauterbach's TRACE32 PowerTrace provides a simple and effective means of capturing timing trace data for use by RapiTime. This solution minimises measurement overheads by supporting minimal instrumentation points (typically a single assembler instruction) via the use of external time-stamping. About RapiTime RapiTime from Rapita Systems Ltd. is an on-target performance profiling and timing analysis tool, which provides worst-case execution time measurements and reduces the cost of achieving significant optimizations in execution time for complex systems implemented in C or Ada. RapiTime can automatically instrument the code at various levels of abstraction from function nor sub-program boundaries, down to the sub-paths between individual decision points. The instrumented software is then executed on the embedded target, and subject to extensive testing. During testing, when each instrumentation point is executed, it's identifier and a timestamp are captured in a trace of the software's execution. RapiTime processes the trace data obtained during testing and combines it with structural information derived from analysis of the source code. The result is a wealth of detailed timing information about the system. For information about RapiTime see the documentation available from http://www.rapitasystems.com About TRACE32 PowerTrace Lauterbach GmbH is the leading manufacturer of complete, modular microprocessor development tools ranging from In Circuit Emulators and Logic Analysers for system integration to JTAG-Debuggers and instruction set simulators for software applications. TRACE32 PowerTrace provides fast and systematic trouble shooting capabilities to detect complex errors that only occur under run-time conditions. In addition the program and data flow recorded by the real-time trace is time-stamped, thus allowing overall analysis of the system's performance. The huge amount of trace information that can be collected provides a basis for quality assurance features like code coverage or cache analysis. Further information is available from http://www.lauterbach.com
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Embedded Software Testing Tools
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®
    • Data Coupling & Control Coupling
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C
    • AC 20-193 and AMC 20-193
    • ISO 26262
    • What is CAST-32A?

All materials © Rapita Systems Ltd. 2025 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter