Your browser does not support JavaScript! Skip to main content
Free 30-day trial Customer portal Careers DO-178C Handbook DO-178C Multicore Training
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing   RapiCover - Structural coverage analysis   RapiTime - Timing analysis (inc. WCET)   RapiTask - Scheduling visualization   RapiCoverZero - Zero footprint coverage analysis   RapiTimeZero - Zero footprint timing analysis   RapiTaskZero - Zero footprint scheduling analysis

Multicore Verification

  MACH178  Multicore Timing Solution  RapiDaemons

Engineering Services

  V & V Services  Qualification  Training  Tool Integration  Support

Industries

  Aerospace (DO-178C)  Automotive (ISO 26262)  Space

Other

RTBx Mx-Suite Software licensing Product life cycle policy RVS development roadmap

Latest from Rapita HQ

Latest news

RVS 3.19 Launched
Rapita is proud to be an ISOLDE Partner
Rapita and SYSGO underline partnership
RVS 3.18 Launched
View News

Latest from the Rapita blog

Measuring response times and more with RapiTime
Why mitigating interference alone isn’t enough to verify timing performance for multicore DO-178C projects
There are how many sources of interference in a multicore system?
Supporting modern development methodologies for verification of safety-critical software
View Blog

Latest discovery pages

do178c DO-178C Guidance: Introduction to RTCA DO-178 certification
matlab_simulink MATLAB® Simulink® MCDC coverage and WCET analysis
code_coverage_ada Code coverage for Ada, C and C++
amc-20-193 AMC 20-193
View Discovery pages

Upcoming events

DASC 2023
2023-10-01
DO-178C Multicore In-person Training (Huntsville)
2023-10-03
HISC 2023
2023-10-17
NXP's MCFA 2023
2023-10-24
View Events

Technical resources for industry professionals

Latest White papers

Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis
View White papers

Latest Videos

Viewing software behavior at a glance with RVS treemaps
Using support functions with RapiTest
Thumbnail
Streamlined software verification with RVS 3.19
Challenges of certifying multicore avionics in line with A(M)C 20-193 objectives - ATW Europe 2023
View Videos

Latest Case studies

Supporting ISO 26262 ASIL D software verification for EasyMile
RapiCover’s advanced features accelerate the certification of military UAV Engine Control
Front cover of whitepaper collins
Delivering world-class tool support to Collins Aerospace
View Case studies

Other Downloads

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 93 351 02 05
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top

MASTECS: Multicore analysis service and tools for embedded critical systems

Breadcrumb

  1. Home
  2. About us
  3. Research Projects
  4. MASTECS: Multicore analysis service and tools for embedded critical systems

The MASTECS (multicore analysis service and tools for embedded critical systems) project aims to innovate and commercialize exploitable technology for multicore timing analysis (MTA). The technology developed by MASTECS, will focus on advanced software functions such as autonomous driving, used by the automotive and avionics industries.

MASTECS will enable these industries to exploit the potential increases in computing performance from the use of multicore platforms. This will support the development of more functionally-rich and performance-demanding critical software, leading to reduced fatalities on the road, safer and cheaper air travel and a reduced CO2 profile of future cars and planes.

The project, which is led by the Barcelona Supercomputing Center (BSC), began on December 1st 2019 and will last for two years. Three other partners are involved in the project; Rapita Systems, Magneti Marelli and United Technologies Research Centre.

MASTECS has a budget of €2.5 million, of which €1.99 million is funded directly from the European Union.

MASTECS builds on TRL6 MTA technology that was developed by its partners and is currently being used in several commercial pilot studies by aerospace and automotive tier 1 suppliers. MASTECS will bring this technology to TRL8 by addressing automation, certification, and qualification requirements.

BSC houses the MareNostrum SuperComputer

The innovative inter-disciplinary MASTECS approach will combine the hardware multicore expertise of the BSC, the software timing analysis capabilities of Rapita's RapiTime product, and end-user expertise on requirement and certification concerns to be delivered by Magneti Marelli and UTRC. MASTECS will provide a highly competitive solution that focuses on efficient processes, automation and certification support to meet the needs of the critical software industry.

MASTECS will further develop an existing combined product and service MTA offering developed to meet the needs of the aerospace and automotive markets. These developments aim to increase the market takeup of MTA technology, allowing more aerospace and automotive projects to significantly reduce the time-to-market of their systems. As the products and services being developed in MASTECS are the first of their type in the market, it is expected that they will achieve deep market penetration rapidly. Exploitation from MASTECS will include the creation of a new SME, set to spin-off from BSC.

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 878752.

Find out more here.

We would like to thank our partner HighTec who provided access to their excellent toolchain that enabled us to target the TC397XE Tricore platform as a case-study for our multicore timing analysis solution as part of MASTECS.

  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • AMC 20-193
    • What is CAST-32A?
    • Multicore Timing Analysis
    • MC/DC Coverage
    • Code coverage for Ada, C & C++
    • Embedded Software Testing Tools
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C
    • WCET Tools
    • Worst Case Execution Time
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®

All materials © Rapita Systems Ltd. 2023 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter