Your browser does not support JavaScript! Skip to main content
Free 30-day trial DO-178C Handbook RapiCoupling Preview DO-178C Multicore Training Multicore Resources
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing  RapiCover - Structural coverage analysis  RapiTime - Timing analysis (inc. WCET)  RapiTask - Scheduling visualization  RapiCoverZero - Zero footprint coverage analysis  RapiTimeZero - Zero footprint timing analysis  RapiTaskZero - Zero footprint scheduling analysis  RapiCouplingPreview - DCCC analysis

Multicore Verification

  MACH178  MACH178 Foundations  Multicore Timing Solution  RapiDaemons

Engineering Services

  V&V Services  Data Coupling & Control Coupling  Object code verification  Qualification  Training  Consultancy  Tool Integration  Support

Industries

  Civil Aviation (DO-178C)   Automotive (ISO 26262)   Military & Defense   Space

Other

RTBx Mx-Suite Software licensing Product life cycle policy RVS Assurance issue policy RVS development roadmap

Latest from Rapita HQ

Latest news

SAIF Autonomy to use RVS to verify their groundbreaking AI platform
RVS 3.22 Launched
Hybrid electric pioneers, Ascendance, join Rapita Systems Trailblazer Partnership Program
Magline joins Rapita Trailblazer Partnership Program to support DO-178 Certification
View News

Latest from the Rapita blog

Multicore timing analysis: to instrument or not to instrument
How to certify multicore processors - what is everyone asking?
Data Coupling Basics in DO-178C
Control Coupling Basics in DO-178C
View Blog

Latest discovery pages

control_tower DO-278A Guidance: Introduction to RTCA DO-278 approval
Picture of a car ISO 26262
DCCC Image Data Coupling & Control Coupling
Additional Coe verification thumb Verifying additional code for DO-178C
View Discovery pages

Upcoming events

DASC 2025
2025-09-14
DO-178C Multicore In-person Training (Fort Worth, TX)
2025-10-01
DO-178C Multicore In-person Training (Toulouse)
2025-11-04
HISC 2025
2025-11-13
View Events

Technical resources for industry professionals

Latest White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
View White papers

Latest Videos

Rapita Systems - Safety Through Quality
Simulation for the Motorola 68020 microprocessor with Sim68020
AI-driven Requirements Traceability for Faster Testing and Certification
Multicore software verification with RVS 3.22
View Videos

Latest Case studies

GMV case study front cover
GMV verify ISO26262 automotive software with RVS
Kappa: Verifying Airborne Video Systems for Air-to-Air Refueling using RVS
Supporting DanLaw with unit testing and code coverage analysis for automotive software
View Case studies

Other Resources

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

 Multicore resources

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 93 351 02 05
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top Contact Us

Multicore timing analysis: to instrument or not to instrument

Breadcrumb

  1. Home
Sam Thompson & Daniel Wright
2025-05-16

When making timing measurements of software, there are generally two classes of approach:

  • Instrumentation-based approaches, where instrumentation is compiled into the code to make measurements, like that used by RapiTime
  • Instrumentation-free approaches, which leverage debug circuitry available in some processors to extract a branch trace from which timing information can be derived, like that used by RapiTime Zero

But which is best?

Timing analysis methods overview
Figure 1. Overview of timing analysis measurement approaches

A number of factors are in play, and each method has advantages and disadvantages. Let's explore them.

Instrumentation overheads

A key concern when making on-target measurements of software is the overhead of making measurements. When additional code is being injected into the software to provide the instrumentation, this can add to both the size of the code and the execution time. This is a major disadvantage of instrumentation-based methods - there can be a significant probe effect that can perturb the software being measured. When injected instrumentation is used, care must be taken to ensure that the instrumentation isn't overly intrusive and doesn't cause an undue probe effect. This can place restrictions on the achievable granularity of the instrumentation.

Conversely, using branch traces to derive timing information requires no instrumentation, and will usually have no direct effect on the software being measured. That's one point to instrumentation-free approaches!

Timing analysis methods - instrumentation overheads
Figure 2. Instrumentation overheads for timing analysis measurement methods

Trace extraction bandwidth

When traces are being extracted from a target, the bandwidth of the extraction mechanism is really important. 

When an instrumentation-based approach is used, the depth of instrumentation can be controlled to suit any bandwidth constraints on the trace extraction mechanism.

However, when using a branch trace, the bandwidth required to extract the traces is driven solely by the frequency of branches in the executing code and the rate at which the code is executed.

For a multicore processor executing at multi-GHz clock frequencies, collecting branch traces from multiple cores can very readily overwhelm the bandwidth of the trace circuits. Even for more modest multicore targets that are well over a decade old, this can be a real problem. Because there is no means of controlling the depth of instrumentation or bandwidth of branch trace being generated, the result of exceeding the available trace bandwidth is usually the branches are missed and the resulting trace is incomplete. This incomplete trace may be:

  • So incomplete it's impossible to parse it.
  • Parseable/recoverable, but missing branches at locations relevant to the timing properties we want to measure.
  • Parseable/recoverable, but missing branches such that it's not always possible to tell which path was taken between two branches that weren't lost.

Looks like that's a point to instrumentation-based approaches.

Timing analysis methods - trace extraction bandwidth
Figure 3. Trace extraction bandwidth for timing analysis measurement methods

Measuring resource usage

When meeting the objectives of A(M)C 20-193 for multicore processors, it's necessary to measure resource usage as well as timing behavior. If instrumentation is used, the instrumentation can be modified to read performance monitoring counters, and this resource usage information can be encoded into the execution trace. When additional resource usage data are being collected, the bandwidth required for tracing will be larger, but this can be managed in the same way as when only timing data is being collected.

Unfortunately, there's no direct mechanism to collect resource usage information from a branch trace. There are a couple of options to work around this, but both have significant drawbacks.

It is possible to set breakpoints in some code when a branch trace is being collected. At these breakpoints, the debugger can be scripted to collect resource usage information and store this somewhere such that it can be combined after the fact with the branch trace to provide both timing and resource usage information. However, when there is more than one core involved, this depends upon the assumption that cycle-accurate cross-triggering between cores is available. In any processor that allows different cores to execute at different clock speeds (many do), the concept of cycle-accurate cross-triggering doesn't even make sense any more. Additionally, the assumption that the act of breaking and resuming execution has no effect on the internal state of the processor may not be true.

The alternative approach to the instrumentation-free collection of resource usage data is using the debugger to periodically poll the performance counters while the processor is running. While this avoids issues related to breakpoints, it does mean that there is no direct traceability between the resource usage measurements and the code that was executing during the measurement. If a context switch occurs between two measurements of resource usage, it is not possible to attribute the resource usage to one task or another. Additionally, it may not be possible to make measurements of resource usage completely non-intrusively, and it also consumes additional bandwidth on the debugger (which may cause issues with the branch traces).

Now that's instrumentation-based: 2, instrumentation-free: 1.

Timing analysis methods - collecting resource usage information
Figure 4. Collecting resource usage information using timing analysis measurement methods

Summing up

In conclusion, there's no 'best' method of collecting results for multicore timing analysis - both instrumentation-based and instrumentation-free, branch trace-based approaches have advantages and disadvantages.

An instrumentation-based approach is the clear winner when it comes to the flexibility of trace extraction, the control of the level of information being generated, and the collection of resource usage measurements, while the branch trace-based approach shines when assessed in terms of the measurement overhead.

There are some cases where instrumentation is the most appropriate approach, and others where using branch traces will yield better results. Occasionally, it may be that using a combination of both methods can leverage the advantages of both.

The Rapita Verification Suite supports both options: RapiTime is an instrumentation-based timing and resource usage analysis tool, and RapiTimeZero is a branch trace-based timing analysis tool. Rapita experts can help select the most appropriate timing analysis approach for your project.

DO-178C webinars

DO178C webinars

White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis

Related blog posts

How to certify multicore processors - what is everyone asking?

.
2024-12-09

Measuring response times and more with RapiTime

.
2023-03-10

Why mitigating interference alone isn’t enough to verify timing performance for multicore DO-178C projects

.
2022-11-17

Robust partitioning for multicore systems doesn’t mean freedom from interference

.
2022-01-05

Pagination

  • Current page 1
  • Page 2
  • Page 3
  • Page 4
  • Next page Next ›
  • Last page Last »
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Embedded Software Testing Tools
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®
    • Data Coupling & Control Coupling
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C
    • AC 20-193 and AMC 20-193
    • ISO 26262
    • What is CAST-32A?

All materials © Rapita Systems Ltd. 2025 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter