Your browser does not support JavaScript! Skip to main content
Free 30-day trial Customer portal Careers DO-178C Handbook
 
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing   RapiCover - Structural coverage analysis   RapiTime - Timing analysis (inc. WCET)   RapiTask - Scheduling visualization   RapiCoverZero - Zero footprint coverage analysis   RapiTimeZero - Zero footprint timing analysis   RapiTaskZero - Zero footprint scheduling analysis

Multicore Verification

  MACH178  Multicore Timing Solution  RapiDaemons

Engineering Services

  V & V Services  Qualification  Training  Tool Integration  Support

Industries

  Aerospace (DO-178C)   Automotive (ISO 26262)   Space

Other

  RTBx   Mx-Suite   Software licensing   Product life cycle policy  RVS development roadmap

Latest from Rapita HQ

Latest news

RVS 3.18 Launched
Solid Sands partners with Rapita Systems
Danlaw Acquires Maspatechnologies - Expanding Rapita Systems to Spain
Rapita co-authored paper wins ERTS22 Best paper award
View News

Latest from the Rapita blog

Measuring response times and more with RapiTime
Why mitigating interference alone isn’t enough to verify timing performance for multicore DO-178C projects
There are how many sources of interference in a multicore system?
Supporting modern development methodologies for verification of safety-critical software
View Blog

Latest discovery pages

do178c DO-178C Guidance: Introduction to RTCA DO-178 certification
matlab_simulink MATLAB® Simulink® MCDC coverage and WCET analysis
code_coverage_ada Code coverage for Ada, C and C++
amc-20-193 AMC 20-193
View Discovery pages

Upcoming events

NAVAIR FACE & SOSA TIM and Expo
2023-09-12
DASC 2023
2023-10-01
HISC 2023
2023-10-17
Aerospace Tech Week Americas 2023
2023-11-14
View Events

Technical resources for industry professionals

Latest White papers

DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis
Compliance with the Future Airborne Capability Environment (FACE) standard
View White papers

Latest Videos

Challenges of certifying multicore avionics in line with A(M)C 20-193 objectives - ATW Europe 2023
Streamlined software verification with RVS 3.18
Sequence analysis with RapiTime
Visualize call dependencies with RVS thumbnail
Visualize call dependencies with RVS
View Videos

Latest Case studies

Supporting ISO 26262 ASIL D software verification for EasyMile
RapiCover’s advanced features accelerate the certification of military UAV Engine Control
Front cover of whitepaper collins
Delivering world-class tool support to Collins Aerospace
View Case studies

Other Downloads

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 93 351 02 05
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top

Multicore developments from the FP7 parMERASA project

Breadcrumb

  1. Home
  2. Blog
  3. Multicore developments from the FP7 parMERASA project
2014-09-29

This month sees the end of the three year FP7 parMERASA project – "Multi-core Execution of Parallelised Hard Real-Time Applications Supporting Analysability". The project has looked at the challenges of parallelized execution for mixed criticality in the domains of Avionics (Honeywell), Automotive (Denso) and construction machinery (Bauer), with academic partners from University of Augsburg, Barcelona Supercomputing Center, Université Paul Sabatier and Technical University of Dortmund.

In this blog I will summarize Rapita’s contributions to multicore verification from parMERASA, as presented at the public dissemination event in Barcelona last week. Our full slides can be found at http://www.parmerasa.eu/files/dissemination_event/verification.pdf

All Rapita’s developments are related to two of the big challenges for multicore embedded software and managing shared resources:

  1. Mutual exclusion of shared resources which is required for safety and security.
  2. Synchronisation between cores using barriers

Code Coverage for Multicore

To support code coverage for multicore we have extended the coverage results visualization with support to show which core a particular statement of code was executed on. Also, we have full coverage reports for each core.

Most importantly, we have extended our RapiCover code coverage tool to assess coverage to and from barriers. This first means ensuring that all barriers in your software have been exercised during your requirements based testing. Further, this means you can ensure that every call made to a barrier has been covered by your test suite.

Further information on code coverage developments are in an earlier blog post: What are the implications of multicore devices on code coverage?

Visualization of Results

Visualization of task traces provides a simple mechanism to spot discrepancies in how a task is executing, such as multiple interrupts or priority inversion. Extending this to show multiple cores side by side, also means that synchronisation issues can be easily spotted. A large innovation from the project was development of the RapiTask tool (now part of RVS 3.2) to visualize traces on multiple cores, with data and task parallelization supported.

Visualization of results

WCET for Multicore

One of the biggest challenges for multicore is measuring the worst case response time without returning overly pessimistic results. The pessimism is introduced when calculating lock waiting times during critical sections of code. The naïve assumption is that the worst case calculation for each thread needs to take into consideration the WCET from all the different threads that could also request that lock. What we found is that this level of pessimism can be reduced significantly if we only include the time spent in critical sections of the threads. We have developed extensions to RapiTime which take this into account, leading to tighter WCET results.

Data Dependencies

When parallelizing legacy software, it is important to identify data dependencies, such as global variables. During parMERASA we developed a tool to automatically find dependencies between code elements, based on global variable access. This is important to prevent read after write and write after read errors when the software is re-factored to multiple cores. The tool was used by the project partners to help during the parallelization process.

Further information

For more information on multicore verification support, please contact us.

For more information on the parMERASA projects, please visit the project website.

All the slides from the parMERASA dissemincation event are available on their website.

DO-178C webinars

DO178C webinars

White papers

DO178C Handbook Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis
Compliance with the Future Airborne Capability Environment (FACE) standard
5 key factors to consider when selecting an embedded testing tool

Related blog posts

Measuring response times and more with RapiTime

.
2023-03-10

Why mitigating interference alone isn’t enough to verify timing performance for multicore DO-178C projects

.
2022-11-17

Robust partitioning for multicore systems doesn’t mean freedom from interference

.
2022-01-05

Assured Multicore Partitioning for FACE Systems

.
2020-11-10

Pagination

  • Current page 1
  • Page 2
  • Page 3
  • Page 4
  • Next page Next ›
  • Last page Last »
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • AMC 20-193
    • What is CAST-32A?
    • Multicore Timing Analysis
    • MC/DC Coverage
    • Code coverage for Ada, C & C++
    • Embedded Software Testing Tools
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C
    • WCET Tools
    • Worst Case Execution Time
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®

All materials © Rapita Systems Ltd. 2023 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter