Your browser does not support JavaScript! Skip to main content
Free 30-day trial DO-178C Handbook RapiCoupling Preview DO-178C Multicore Training Multicore Resources
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing  RapiCover - Structural coverage analysis  RapiTime - Timing analysis (inc. WCET)  RapiTask - Scheduling visualization  RapiCoverZero - Zero footprint coverage analysis  RapiTimeZero - Zero footprint timing analysis  RapiTaskZero - Zero footprint scheduling analysis  RapiCouplingPreview - DCCC analysis

Multicore Verification

  MACH178  MACH178 Foundations  Multicore Timing Solution  RapiDaemons

Engineering Services

  V&V Services  Data Coupling & Control Coupling  Object code verification  Qualification  Training  Consultancy  Tool Integration  Support

Industries

  Civil Aviation (DO-178C)   Automotive (ISO 26262)   Military & Defense   Space

Other

RTBx Sim68020 Mx-Suite Software licensing Product life cycle policy RVS Assurance issue policy RVS development roadmap

Latest from Rapita HQ

Latest news

SAIF Autonomy to use RVS to verify their groundbreaking AI platform
RVS 3.22 Launched
Hybrid electric pioneers, Ascendance, join Rapita Systems Trailblazer Partnership Program
Magline joins Rapita Trailblazer Partnership Program to support DO-178 Certification
View News

Latest from the Rapita blog

How emulation can reduce avionics verification costs: Sim68020
Multicore timing analysis: to instrument or not to instrument
How to certify multicore processors - what is everyone asking?
Data Coupling Basics in DO-178C
View Blog

Latest discovery pages

Military Drone Certifying Unmanned Aircraft Systems
control_tower DO-278A Guidance: Introduction to RTCA DO-278 approval
Picture of a car ISO 26262
DCCC Image Data Coupling & Control Coupling
View Discovery pages

Upcoming events

DASC 2025
2025-09-14
DO-178C Multicore In-person Training (Fort Worth, TX)
2025-10-01
DO-178C Multicore In-person Training (Toulouse)
2025-11-04
HISC 2025
2025-11-13
View Events

Technical resources for industry professionals

Latest White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
View White papers

Latest Videos

How to make AI safe in autonomous systems with SAIF
Rapita Systems - Safety Through Quality
Simulation for the Motorola 68020 microprocessor with Sim68020
AI-driven Requirements Traceability for Faster Testing and Certification
View Videos

Latest Case studies

GMV case study front cover
GMV verify ISO26262 automotive software with RVS
Kappa: Verifying Airborne Video Systems for Air-to-Air Refueling using RVS
Supporting DanLaw with unit testing and code coverage analysis for automotive software
View Case studies

Other Resources

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

 Multicore resources

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 93 351 02 05
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top Contact Us

Software Optimization Techniques #10: Static Loop Iteration Count

Breadcrumb

  1. Home
2011-05-25

Our series of blog posts on optimizing embedded software with the aim of improving (i.e. reducing) worst-case execution times continues with static loop iteration count.

Software optimization techniques which improve worst-case execution times #10: Static Loop Iteration Count

The following example combines the use of the maximum (rather than a variable) number of loop iterations to achieve single path code and further optimisations.

This example is based on device driver code for a CAN controller; however, it is applicable to most scenarios where a relatively short but variable length message is copied from one buffer to another.

In the first implementation a for loop is used to copy up to 8 bytes of data from the memory mapped communications device (CAN controller). The address of the start of the data is a fixed memory location: MSG_DATA. The number of bytes in the message is read from another memory location MSG_LEN.

The initial implementation using a loop copies only the bytes of data that make up the actual message. It may be faster for short messages and faster in the average case; however, in the worst-case, when the message has 8 bytes of data, it executes many more instructions than the unrolled alternative.

Example: For loop, variable iterations

void
variable_copy1(Uint8 *buf)
{
Uint32 i, length;
length = *MSG_LEN;
/* copy data as necessary */
for (i=0; i<length; i++)
{
buf[i] = *(MSG_DATA + i);
}
}

 

 

Example: Single path alternative

void
s_path_copy2(Uint8 *buf)
{	
Uint32 length;
length = *MSG_LEN;
/* always copy all data */
buf[0] = *(MSG_DATA);
buf[1] = *(MSG_DATA + 1);
buf[2] = *(MSG_DATA + 2);
buf[3] = *(MSG_DATA + 3);
buf[4] = *(MSG_DATA + 4);
buf[5] = *(MSG_DATA + 5);
buf[6] = *(MSG_DATA + 6);
buf[7] = *(MSG_DATA + 7);
}

The second implementation always copies all the data from the communications device irrespective of the message length (0 to 8 bytes). This is fine, as the buffer has to be long enough for 8-byte messages and subsequent code will use the length variable to determine how many bytes are actually part of the message.

In this example, moving to single path code not only completely removes the overhead of the loop termination test; it also results in a set of addresses for the 8-bytes of message data that can be evaluated statically at compile time. This removes the need for an add operation on each access, further improving the worst-case execution time. This implementation is also far easier to test as the same code is executed each time. All data dependency has been removed.

Note with a 16- or 32-bit interface to the CAN controller, this code could be made more efficient still by copying 16- or 32-bit words from the controller, reducing the number of operations required from 8 to 4 or 2. The execution time for a 32-bit single path copy is also given in the table below.

Function WCET (clock ticks)
  MPC555 HC12
variable_copy1 72 323
s_path_copy2 49 50
s_path_32bit_copy3 16 38
Reduction in WCET (1-3) 77.7% 88.2%

Next week: Strength reductions

DO-178C webinars

DO178C webinars

White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis

Related blog posts

Three tips for successful optimization projects

.
2010-05-20

Optimization... Is it right for you?

.
2010-05-13

Pagination

  • First page « First
  • Previous page ‹ Previous
  • Page 1
  • Page 2
  • Page 3
  • Page 4
  • Page 5
  • Page 6
  • Current page 7
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Embedded Software Testing Tools
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®
    • Data Coupling & Control Coupling
    • Aerospace Software Testing
    • DO-178C
    • Meeting DO-178C Objectives
    • AC 20-193 and AMC 20-193
    • Meeting A(M)C 20-193 Objectives
    • Certifying eVTOL
    • Cerifying UAS

All materials © Rapita Systems Ltd. 2025 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter