Your browser does not support JavaScript! Skip to main content
Free 30-day trial Customer portal Careers DO-178C Handbook DO-178C Multicore Training
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing   RapiCover - Structural coverage analysis   RapiTime - Timing analysis (inc. WCET)   RapiTask - Scheduling visualization   RapiCoverZero - Zero footprint coverage analysis   RapiTimeZero - Zero footprint timing analysis   RapiTaskZero - Zero footprint scheduling analysis

Multicore Verification

  MACH178  Multicore Timing Solution  RapiDaemons

Engineering Services

  V & V Services  Qualification  Training  Tool Integration  Support

Industries

  Aerospace (DO-178C)  Automotive (ISO 26262)  Space

Other

RTBx Mx-Suite Software licensing Product life cycle policy RVS development roadmap

Latest from Rapita HQ

Latest news

RVS 3.19 Launched
Rapita is proud to be an ISOLDE Partner
Rapita and SYSGO underline partnership
RVS 3.18 Launched
View News

Latest from the Rapita blog

Measuring response times and more with RapiTime
Why mitigating interference alone isn’t enough to verify timing performance for multicore DO-178C projects
There are how many sources of interference in a multicore system?
Supporting modern development methodologies for verification of safety-critical software
View Blog

Latest discovery pages

do178c DO-178C Guidance: Introduction to RTCA DO-178 certification
matlab_simulink MATLAB® Simulink® MCDC coverage and WCET analysis
code_coverage_ada Code coverage for Ada, C and C++
amc-20-193 AMC 20-193
View Discovery pages

Upcoming events

DASC 2023
2023-10-01
DO-178C Multicore In-person Training (Huntsville)
2023-10-03
HISC 2023
2023-10-17
NXP's MCFA 2023
2023-10-24
View Events

Technical resources for industry professionals

Latest White papers

Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis
View White papers

Latest Videos

Viewing software behavior at a glance with RVS treemaps
Using support functions with RapiTest
Thumbnail
Streamlined software verification with RVS 3.19
Challenges of certifying multicore avionics in line with A(M)C 20-193 objectives - ATW Europe 2023
View Videos

Latest Case studies

Supporting ISO 26262 ASIL D software verification for EasyMile
RapiCover’s advanced features accelerate the certification of military UAV Engine Control
Front cover of whitepaper collins
Delivering world-class tool support to Collins Aerospace
View Case studies

Other Downloads

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 93 351 02 05
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top

Automating WCET Analysis for DO-178B & DO-178C

Breadcrumb

  1. Home
  2. Resources
  3. Automating WCET Analysis for DO-178B & DO-178C
701a0000001vI4uAAE
White paper

Download now

When you contact us, we will process your personal data in accordance with our data protection policy, please see our Customer Privacy Information for more information.

Determining worst-case execution time (WCET) is a recommended activity for avionics systems developed according to the DO-178B or DO-178C guidelines. This white paper assesses the current state of practice for determining WCET when working to these guidelines and introduces the benefits that arise from being able to automate this process. With its DO-330 qualification kit, RapiTime (part of the Rapita Verification Suite) is unique in allowing these benefits to be realized for DO-178B/C developments.

Determination of worst-case execution time (WCET) is an activity that is recommended in DO-178B and DO-178C 6.3.4f. Here we consider the current state of practice for determining WCET and present the benefits available from automating the process. Thanks to its DO-330 qualification kit, RapiTime uniquely allows these benefits to be realized in DO178B/C projects.

RapiTime is a tool to determine the execution time of embedded software. It reports measured maximum, high water mark and calculated worst-case times. The WCET calculation is based on measured data, annotations and the source code structure.

To use RapiTime’s calculated WCET in support of DO-178B or DO-178C objective 6.3.4f, it is necessary both to qualify the tool and to provide a corresponding analysis process.

One approach to determining WCET that is widely used and currently accepted by certification authorities is manual analysis and measurement. Manual analysis and measurement is an effort-intensive task and requires an extremely high level of care to ensure measurements are correctly captured.

By using automation to reduce the level of effort required and increase the accuracy of results, RapiTime represents an evolution of the manual analysis and measurement approach. With the introduction of the DO-178B/DO-330 qualification pack, RapiTime can replace manual activities in projects requiring DO-178B/DO-178C certification.

The development of the new qualification pack means RapiTime is the only tool in the marketplace capable of measurement-based WCET analysis for DO-178B.

This white paper describes:

  • What is required for WCET in DO-178B and DO-178C projects.
  • The current state of practice, and its limitations.
  • How RapiTime represents an improvement on the state of practice.
  • How to use RapiTime in a DO-178B or DO-178C environment.

Other white papers

DO178C Handbook
Sysgo WP
Front cover of Multicore Timing Analysis for DO-178C whitepaper
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • AMC 20-193
    • What is CAST-32A?
    • Multicore Timing Analysis
    • MC/DC Coverage
    • Code coverage for Ada, C & C++
    • Embedded Software Testing Tools
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C
    • WCET Tools
    • Worst Case Execution Time
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®

All materials © Rapita Systems Ltd. 2023 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter