Skip to main content
RapiTest - Functional testing for critical software
RapiCover - Low-overhead coverage analysis for critical software
RapiTime - In-depth execution time analysis for critical software
RapiTask - RTOS scheduling visualization
RVS Qualification Kits - Tool qualification for DO-178 B/C and ISO 26262 projects
RapiCoupling - DCCC analysis
MACH178 - Multicore Avionics Certification for High-integrity DO-178C projects
MACH178 Foundations - Lay the groundwork for A(M)C 20-193 compliance
Multicore Timing Solution - Solving the challenges of multicore timing analysis
RapiDaemon - Analyze interference in multicore systems
RTBx - The ultimate data logging solution
Sim68020 - Simulation for the Motorola 68020 microprocessor
V&V Services
Data Coupling & Control Coupling
Training
Consultancy
Tool Integration
Support
Rapita partners with Asterios Technologies to deliver solutions in multicore certification
SAIF Autonomy to use RVS to verify their groundbreaking AI platform
RVS 3.22 Launched
Hybrid electric pioneers, Ascendance, join Rapita Systems Trailblazer Partnership Program
How emulation can reduce avionics verification costs: Sim68020
Multicore timing analysis: to instrument or not to instrument
How to certify multicore processors - what is everyone asking?
Data Coupling Basics in DO-178C
Certifying Unmanned Aircraft Systems
DO-278A Guidance: Introduction to RTCA DO-278 approval
ISO 26262
Data Coupling & Control Coupling
IEEE SMC-IT/SCC 2025
DASC 2025
DO-178C Multicore In-person Training (Fort Worth, TX)
DO-178C Multicore In-person Training (Toulouse)
DO-178C objective 6.4.4.c includes a required activity to verify additional code introduced by the compiler for DAL A projects i.e. code, that cannot be traced to Source Code, to demonstrate the correctness of such additional code sequences.
Often called a “hidden” activity of DO-178C, its placement within the 6.4.4.c objective can lead to confusion.
At first glance, objective 6.4.4.c is about test coverage of software structure rather than verification, yet activity 6.4.4.2.b clearly requires demonstrating that the correctness of the object code has been verified. Demonstrating coverage and correctness are very different things.
In this webinar you will learn why this activity is different to other activities in 6.4.4.c and how to perform it.
Presenters
Dr. Guillem Bernat - CEO of Rapita Systems Ltd.
Dr. Guillem Bernat is the CEO of Rapita Systems Ltd. He received his PhD in Computer Science from the Universitat de les Illes Balears in Spain, in 1998 and then took a lecturing position at the Real-Time Systems Group at the University of York in the UK. In 2004 he founded Rapita Systems to commercialise technology for measurement based worst-case execution time analysis technology. Rapita Systems has grown to provide a set of software verification tools for safety critical systems including timing analysis, WCET analysis and structural code coverage to satisfy DO-178B/C and ISO26262 objectives. Dr. Bernat has more than 70 published papers in international conferences and Journals, has lectured extensively in real-time systems and is a frequent speaker at international conferences.
Dr. Matthew Grum - Head of Field Application Engineering
Dr. Matthew Grum graduated from the University of York in 2009 with a specialization in Computer Vision. Since joining Rapita in 2015, he transitioned from software development to Field Application Engineering. Currently, Dr. Grum is the Head of the department and he is responsible for customer support, tool integration, training, and contributing to product development.
Other webinars
