Your browser does not support JavaScript! Skip to main content
Free 30-day trial Customer portal Careers DO-178C Handbook
 
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing   RapiCover - Structural coverage analysis   RapiTime - Timing analysis (inc. WCET)   RapiTask - Scheduling visualization   RapiCoverZero - Zero footprint coverage analysis   RapiTimeZero - Zero footprint timing analysis   RapiTaskZero - Zero footprint scheduling analysis

Multicore verification

  MACH178   Multicore Timing Solution   RapiDaemons

Services

  V & V Services   Qualification   Training   Tool Integration  Support

Industries

  Aerospace (DO-178C)   Automotive (ISO 26262)   Space

Other

  RTBx   Mx-Suite   Software licensing   Product life cycle policy  RVS development roadmap

Latest from Rapita HQ

Latest news

RVS 3.18 Launched
Solid Sands partners with Rapita Systems
Danlaw Acquires Maspatechnologies - Expanding Rapita Systems to Spain
Rapita co-authored paper wins ERTS22 Best paper award
View News

Latest from the Rapita blog

Measuring response times and more with RapiTime
Why mitigating interference alone isn’t enough to verify timing performance for multicore DO-178C projects
There are how many sources of interference in a multicore system?
Supporting modern development methodologies for verification of safety-critical software
View Blog

Latest discovery pages

do178c DO-178C Guidance: Introduction to RTCA DO-178 certification
matlab_simulink MATLAB® Simulink® MCDC coverage and WCET analysis
code_coverage_ada Code coverage for Ada, C and C++
amc-20-193 AMC 20-193
View Discovery pages

Upcoming events

Aeromart Montreal 2023
2023-04-04
Certification Together International Conference
2023-05-10
View Events

Technical resources for industry professionals

Latest White papers

DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis
Compliance with the Future Airborne Capability Environment (FACE) standard
View White papers

Latest Videos

Streamlined software verification with RVS 3.18
Sequence analysis with RapiTime
Visualize call dependencies with RVS thumbnail
Visualize call dependencies with RVS
Analyze code complexity thumbnail
Analyze code complexity with RVS
View Videos

Latest Case studies

Supporting ISO 26262 ASIL D software verification for EasyMile
RapiCover’s advanced features accelerate the certification of military UAV Engine Control
Front cover of whitepaper collins
Delivering world-class tool support to Collins Aerospace
View Case studies

Other Downloads

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 930 46 42 72
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3, Office 306-307
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top

Iterate faster: timing analysis improves productivity for embedded real-time systems development

Breadcrumb

  1. Home
  2. Iterate faster: timing analysis improves productivity for embedded real-time systems development
2009-06-09
Rapita Systems Ltd. today announced the latest release of version 2.2 of its innovative RapiTime software toolset. RapiTime is aimed at engineers developing real-time, embedded software for electronics systems in the avionics, defence, aerospace and automotive industries. Primarily designed to provide timing analyses, such as worst-case execution time (WCET), for embedded software running on most microcontrollers, RapiTime 2.2 also has wider uses in software debugging and monitoring test code coverage. Dr Guillem Bernat, Rapita Systems’ CEO, is keen to explain how RapiTime can revolutionise the way engineers develop embedded code. “For the first time it is possible to integrate timing analysis into the software development cycle. It is the natural way to develop reliable, real-time code – gathering timing data with each test cycle, and using the data to prioritise code improvements. And it is only possible with RapiTime. This is a major breakthrough” he continues, “because traditionally, worst-case execution time analysis happens at end of the development cycle, even though it is vital to understand the timing behaviour of time-critical code.” Dr Andrew Coombes, Marketing Manager, believes that the potential productivity improvements to customers mean RapiTime 2.2 will quickly pay for itself. “Once RapiTime has instrumented the code, you can capture trace data with every test run. The timing data provides a wealth of information to the users. For example colour coding of the source means engineers can easily identify timing problems. It’s not just about timing; you can find out which code has not run during testing. You can even use the trace data to generate a list of timestamps and source code locations, which is an invaluable debugging tool. For example, engineers can trace back through a sequence of line numbers to find the code that was executing just before a software crash. These tools have the potential to provide huge productivity improvements; it’s like adding an extra engineer to your team.” Benefits provided by RapiTime’s new and improved features include:
  • Reduce effort identifying which code to optimize using color-marked source code
  • instantly find code that is the source of timing problems with both high watermark path and WCET path clearly marked.
  • focus testing on key sections of code and reduce test-time on expensive rigs.
  • easily check test coverage to identify code that is not executed code during testing.
  • Fully instrument code with minimal overheads using RapiTime’s unique Idpack feature, which allows instrumentation to be implemented with writes to as few as 2 bits of output ports.
  • Demultiplex pre-emptive code into several traces, one for each task or thread.
  • Annotate mutually exclusive paths to improve to the accuracy of the WCET analysis.
Coombes sums up by saying “The team at Rapita Systems, all experts in the field of embedded real-time systems, have worked closely with our customers to find out what features they needed. We are confident that RapiTime 2.2 provides the industry with an essential and cost-effective tool for analysing and debugging time-critical code.” About Rapita Systems Ltd. Rapita Systems Ltd. develops on-target timing analysis tools to aid the development of real-time embedded systems. The company was established in 2004 to commercialise the worst-case execution time analysis and simulation technology developed in the Real-time Systems Research Group at the University of York. The result of this work is Rapita Systems’ innovative RapiTime toolset, which:
  • adds instrumentation to source code
  • measures a range timing data for software applications
  • calculates worst-case execution times (WCET)
  • determines code coverage
  • provides easy-to-read charts and tables of timing data to guide your optimization activities
  • enables ongoing assessment of optimization impact.
RapiTime is target-agnostic, working with MCU or DSP platforms from 8- to 32-bit, with or without an RTOS. RapiTime integrates with well-known debuggers and has a range of target connection options, including Rapita Systems’ own RTBx trace data logger. solutions.
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • AMC 20-193
    • What is CAST-32A?
    • Multicore Timing Analysis
    • MC/DC Coverage
    • Code coverage for Ada, C & C++
    • Embedded Software Testing Tools
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C
    • WCET Tools
    • Worst Case Execution Time
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®

All materials © Rapita Systems Ltd. 2023 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter