Your browser does not support JavaScript! Skip to main content
Free 30-day trial DO-178C Handbook RapiCoupling Preview DO-178C Multicore Training Multicore Resources
Rapita Systems
 

Industry leading verification tools

Rapita Verification Suite (RVS)

RapiTest - Functional testing for critical software RapiCover - Low-overhead coverage analysis for critical software RapiTime - In-depth execution time analysis for critical software RapiTask - RTOS scheduling visualization RapiCoverZero - Zero-footprint coverage analysis RapitimeZero - Zero-footprint timing analysis RapiTaskZero - Zero-footprint event-level scheduling analysis RVS Qualification Kits - Tool qualification for DO-178 B/C and ISO 26262 projects RapiCoupling - DCCC analysis

Multicore Verification

MACH178 - Multicore Avionics Certification for High-integrity DO-178C projects MACH178 Foundations - Lay the groundwork for A(M)C 20-193 compliance Multicore Timing Solution - Solving the challenges of multicore timing analysis RapiDaemon - Analyze interference in multicore systems

Other

RTBx - The ultimate data logging solution Sim68020 - Simulation for the Motorola 68020 microprocessor

RVS Software Policy

Software licensing Product life cycle policy RVS Assurance issue policy RVS development roadmap

Industry leading verification services

Engineering Services

V&V Services Data Coupling & Control Coupling Object code verification Qualification Training Consultancy Tool Integration Support

Latest from Rapita HQ

Latest news

Rapita partners with Asterios Technologies to deliver solutions in multicore certification
SAIF Autonomy to use RVS to verify their groundbreaking AI platform
RVS 3.22 Launched
Hybrid electric pioneers, Ascendance, join Rapita Systems Trailblazer Partnership Program
View News

Latest from the Rapita blog

How emulation can reduce avionics verification costs: Sim68020
Multicore timing analysis: to instrument or not to instrument
How to certify multicore processors - what is everyone asking?
Data Coupling Basics in DO-178C
View Blog

Latest discovery pages

Military Drone Certifying Unmanned Aircraft Systems
control_tower DO-278A Guidance: Introduction to RTCA DO-278 approval
Picture of a car ISO 26262
DCCC Image Data Coupling & Control Coupling
View Discovery pages

Upcoming events

DASC 2025
2025-09-14
DO-178C Multicore In-person Training (Fort Worth, TX)
2025-10-01
DO-178C Multicore In-person Training (Toulouse)
2025-11-04
HISC 2025
2025-11-13
View Events

Technical resources for industry professionals

Latest White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
View White papers

Latest Videos

How to make AI safe in autonomous systems with SAIF
Rapita Systems - Safety Through Quality
Simulation for the Motorola 68020 microprocessor with Sim68020
AI-driven Requirements Traceability for Faster Testing and Certification
View Videos

Latest Case studies

GMV case study front cover
GMV verify ISO26262 automotive software with RVS
Kappa: Verifying Airborne Video Systems for Air-to-Air Refueling using RVS
Supporting DanLaw with unit testing and code coverage analysis for automotive software
View Case studies

Other Resources

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

 Multicore resources

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us
  • Careers
  • Working at Rapita

Industries

  Civil Aviation (DO-178C)   Automotive (ISO 26262)   Military & Defense   Space

US office

+1 248-957-9801
info@rapitasystems.com Rapita Systems, Inc., 41131 Vincenti Ct., Novi, MI 48375, USA

UK office

+44 (0)1904 413945
info@rapitasystems.com Rapita Systems Ltd., Atlas House, Osbaldwick Link Road, York, YO10 3JB, UK

Spain office

+34 93 351 02 05
info@rapitasystems.com Rapita Systems S.L., Parc UPC, Edificio K2M, c/ Jordi Girona, 1-3, Barcelona 08034, Spain
Back to Top Contact Us

Iterate faster: timing analysis improves productivity for embedded real-time systems development

2009-06-09
Rapita Systems Ltd. today announced the latest release of version 2.2 of its innovative RapiTime software toolset. RapiTime is aimed at engineers developing real-time, embedded software for electronics systems in the avionics, defence, aerospace and automotive industries. Primarily designed to provide timing analyses, such as worst-case execution time (WCET), for embedded software running on most microcontrollers, RapiTime 2.2 also has wider uses in software debugging and monitoring test code coverage. Dr Guillem Bernat, Rapita Systems’ CEO, is keen to explain how RapiTime can revolutionise the way engineers develop embedded code. “For the first time it is possible to integrate timing analysis into the software development cycle. It is the natural way to develop reliable, real-time code – gathering timing data with each test cycle, and using the data to prioritise code improvements. And it is only possible with RapiTime. This is a major breakthrough” he continues, “because traditionally, worst-case execution time analysis happens at end of the development cycle, even though it is vital to understand the timing behaviour of time-critical code.” Dr Andrew Coombes, Marketing Manager, believes that the potential productivity improvements to customers mean RapiTime 2.2 will quickly pay for itself. “Once RapiTime has instrumented the code, you can capture trace data with every test run. The timing data provides a wealth of information to the users. For example colour coding of the source means engineers can easily identify timing problems. It’s not just about timing; you can find out which code has not run during testing. You can even use the trace data to generate a list of timestamps and source code locations, which is an invaluable debugging tool. For example, engineers can trace back through a sequence of line numbers to find the code that was executing just before a software crash. These tools have the potential to provide huge productivity improvements; it’s like adding an extra engineer to your team.” Benefits provided by RapiTime’s new and improved features include:
  • Reduce effort identifying which code to optimize using color-marked source code
  • instantly find code that is the source of timing problems with both high watermark path and WCET path clearly marked.
  • focus testing on key sections of code and reduce test-time on expensive rigs.
  • easily check test coverage to identify code that is not executed code during testing.
  • Fully instrument code with minimal overheads using RapiTime’s unique Idpack feature, which allows instrumentation to be implemented with writes to as few as 2 bits of output ports.
  • Demultiplex pre-emptive code into several traces, one for each task or thread.
  • Annotate mutually exclusive paths to improve to the accuracy of the WCET analysis.
Coombes sums up by saying “The team at Rapita Systems, all experts in the field of embedded real-time systems, have worked closely with our customers to find out what features they needed. We are confident that RapiTime 2.2 provides the industry with an essential and cost-effective tool for analysing and debugging time-critical code.” About Rapita Systems Ltd. Rapita Systems Ltd. develops on-target timing analysis tools to aid the development of real-time embedded systems. The company was established in 2004 to commercialise the worst-case execution time analysis and simulation technology developed in the Real-time Systems Research Group at the University of York. The result of this work is Rapita Systems’ innovative RapiTime toolset, which:
  • adds instrumentation to source code
  • measures a range timing data for software applications
  • calculates worst-case execution times (WCET)
  • determines code coverage
  • provides easy-to-read charts and tables of timing data to guide your optimization activities
  • enables ongoing assessment of optimization impact.
RapiTime is target-agnostic, working with MCU or DSP platforms from 8- to 32-bit, with or without an RTOS. RapiTime integrates with well-known debuggers and has a range of target connection options, including Rapita Systems’ own RTBx trace data logger. solutions.
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Embedded Software Testing Tools
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®
    • Data Coupling & Control Coupling
    • Aerospace Software Testing
    • DO-178C
    • Meeting DO-178C Objectives
    • AC 20-193 and AMC 20-193
    • Meeting A(M)C 20-193 Objectives
    • Certifying eVTOL
    • Cerifying UAS

All materials © Rapita Systems Ltd. 2025 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter