Certifying Multicore Timing Analysis for
DO-178 Projects: a Practical Webinar

21st February 2019 - 16:30 GMT, 8:30 PST

With the increasing use of multicore processors in the critical embedded aerospace industry, understanding how to perform timing analysis of these systems in line with DO-178C is crucial.

In this webinar, you'll learn from world-leading experts on multicore timing analysis and avionics certification. Register now to find out about:

1. DO-178C compliance for multicore and the impact of CAST-32A
2. Challenges of accounting for interference from shared resources
3. A practical solution for multicore timing analysis


Register

To register, please enter your contact details below.

After registering, we will contact you with more information.

When you contact us, we will process your personal data in accordance with our data protection policy, please see our Customer Privacy Information for more information.



Reza Madjidi

Reza Madjidi

Reza Madjidi is the president of ConsuNova responsible for driving ConsuNova global business strategy and operations. Mr. Madjidi is an active FAA Systems & Equipment DER (Software) and a subject matter expert in practical teaching of DO-178C and Compliance streamlining.

With 20+ years of embedded avionics experience including the development of many critical embedded avionics and safety-critical systems, he is considered a leading expert on avionics certification, working with 30+ of the world's 50 largest aerospace companies.

Holding a BSc and MBA, Mr. Madjidi enjoys hands-on work providing training, detailed gap analysis & avionics certification optimization strategies to companies worldwide. Reza Madjidi has been the inventor of various software tools and solution services, including traceGEAR, reviewGEAR, and widely adopted Gap Analysis techniques that have led many global companies to a successful & efficient DO-178/DO-254 compliance completion.



Guillem Bernat

Guillem Bernat

Dr. Guillem Bernat is the CEO of Rapita Systems Ltd. He received his PhD in Computer Science from the Universitat de les Illes Balears in Spain, in 1998 and then took a lecturing position at the Real-Time Systems Group at the University of York in the UK.

In 2004 he founded Rapita Systems to commercialise technology for measurement based worst-case execution time analysis technology. Rapita Systems has grown to provide a set of software verification tools for safety critical systems including timing analysis, WCET analysis and structural code coverage to satisfy DO-178B/C and ISO26262 objectives.

Dr. Bernat has more than 70 published papers in international conferences and Journals, has lectured extensively in real-time systems and is a frequent speaker at international conferences.