Your browser does not support JavaScript! Skip to main content
Free 30-day trial DO-178C Handbook RapiCoupling Preview DO-178C Multicore Training Multicore Resources
Rapita Systems
 

Industry leading verification tools

Rapita Verification Suite (RVS)

RapiTest - Functional testing for critical software RapiCover - Low-overhead coverage analysis for critical software RapiTime - In-depth execution time analysis for critical software RapiTask - RTOS scheduling visualization RapiCoverZero - Zero-footprint coverage analysis RapiTimeZero - Zero-footprint timing analysis RapiTaskZero - Zero-footprint event-level scheduling analysis RVS Qualification Kits - Tool qualification for DO-178 B/C and ISO 26262 projects RapiCouplingPreview - DCCC analysis

Multicore Verification

MACH178 - Multicore Avionics Certification for High-integrity DO-178C projects MACH178 Foundations - Lay the groundwork for A(M)C 20-193 compliance Multicore Timing Solution - Solving the challenges of multicore timing analysis RapiDaemon - Analyze interference in multicore systems

Other

RTBx - The ultimate data logging solution Sim68020 - Simulation for the Motorola 68020 microprocessor

RVS Software Policy

Software licensing Product life cycle policy RVS Assurance issue policy RVS development roadmap

Industry leading verification services

Engineering Services

V&V Services Data Coupling & Control Coupling Object code verification Qualification Training Consultancy Tool Integration Support

Latest from Rapita HQ

Latest news

Rapita System Announces New Distribution Partnership with COONTEC
Rapita partners with Asterios Technologies to deliver solutions in multicore certification
SAIF Autonomy to use RVS to verify their groundbreaking AI platform
RVS 3.22 Launched
View News

Latest from the Rapita blog

What does AMACC Rev B mean for multicore certification?
How emulation can reduce avionics verification costs: Sim68020
Multicore timing analysis: to instrument or not to instrument
How to certify multicore processors - what is everyone asking?
View Blog

Latest discovery pages

Military Drone Certifying Unmanned Aircraft Systems
control_tower DO-278A Guidance: Introduction to RTCA DO-278 approval
Picture of a car ISO 26262
DCCC Image Data Coupling & Control Coupling
View Discovery pages

Upcoming events

IEEE SMC-IT/SCC 2025
2025-07-28
DASC 2025
2025-09-14
DO-178C Multicore In-person Training (Fort Worth, TX)
2025-10-01
DO-178C Multicore In-person Training (Toulouse)
2025-11-04
View Events

Technical resources for industry professionals

Latest White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
View White papers

Latest Videos

Requirements traceability with RapiTest and Polarion ALM
How to make AI safe in autonomous systems with SAIF
Rapita Systems - Safety Through Quality
Simulation for the Motorola 68020 microprocessor with Sim68020
View Videos

Latest Case studies

GMV case study front cover
GMV verify ISO26262 automotive software with RVS
Kappa: Verifying Airborne Video Systems for Air-to-Air Refueling using RVS
Supporting DanLaw with unit testing and code coverage analysis for automotive software
View Case studies

Other Resources

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

 Multicore resources

Discover Rapita

About us

The company menu

  • Customers
  • Partners & Distributors
  • Research projects
  • Contact us
  • Careers
  • Working at Rapita
  • Subscribe to newsletter

Industries

  Civil Aviation (DO-178C)   Automotive (ISO 26262)   Military & Defense   Space

Standards

  DO-178C   A(M)C 20-193

US office

+1 248-957-9801
info@rapitasystems.com Rapita Systems, Inc., 41131 Vincenti Ct., Novi, MI 48375, USA

UK office

+44 (0)1904 413945
info@rapitasystems.com Rapita Systems Ltd., Atlas House, Osbaldwick Link Road, York, YO10 3JB, UK

Spain office

+34 93 351 02 05
info@rapitasystems.com Rapita Systems S.L., Parc UPC, Edificio K2M, c/ Jordi Girona, 1-3, Barcelona 08034, Spain
Back to Top Contact Us

On-target verification - if it's so difficult, why do it?

2012-08-17

Last week we discussed how difficult it is to do on-target verification of embedded systems. Clearly this prompts the question – why bother?

For high-integrity applications

For high-integrity applications, we want to be as sure as possible the system is going to work, not only for functional correctness – does it do what we expect it to? – but “non-functional” aspects such as:

  • Timing behaviour. High-integrity applications are often real-time applications, which means if timing isn’t right the application fails, e.g. an engine controller fails to inject fuel at a point in time corresponding to a particular crank angle.
  • Stack usage. A stack overflow on a PC application is a minor inconvenience. In the communications system of a Mars lander, it can result in the entire spacecraft being lost.

If we’re not going to do on-target verification, what are the alternatives?

  • Test the same application cross-compiled on a PC. This allows you to test functional behaviour of the system, but cannot demonstrate any of the non-functional properties.
  • Test the application using a simulator running on the PC.
  • Use some form of static analysis. Typically different static analysis tools are required to test each of the areas you’re looking for, such as: good coding practices, static timing analysis, stack usage.

Do the alternatives work?

Yes, when used early in the development process to perform unit testing or get some confidence that the system works roughly as expected. The reasons for not only using the alternatives to on-target verification are:

  1. Confidence. Are you sure that you will get the same answer from the alternative as you would from doing on-target verification on a PC?

     

    • For a cross-compiled case: When using cross-compilation, the differences in the system architectures may cause the PC compiler to generate very different code than the embedded compiler. Differences in basic data types can cause problems: for example, the "int" type on a PC might be 32 or 64 bits, but the embedded compiler might produce code where the "int" type is only 16 bits. These differences can result in unexpected behaviour when code tested on a PC is then executed on the embedded device. This is also why in embedded development it is recommended to use types where the length is explicitly specified.
    • For a simulator: how can you be sure that the simulator is an accurate model of the embedded system? Embedded processors do not always behave the same as their documentation implies – differences can arise if the simulator is derived from processor documentation alone. Even if the underlying model is accurate, is the configuration of the simulator the same as your specific hardware configuration? Is memory located in the right place? Have you got the right number of wait states on the memory? Is the clock configuration register set correctly? Configuration provides a huge number of options that need to be correctly set by the developer.
    • Static analysis. Static analysis of non-functional properties, e.g. timing, requires an accurate model of the embedded system hardware in order to establish the non-functional behaviour of the software. Consequently, all the problems associated with simulation (listed above) also apply to static analysis.
  2. Connecting to the real world. For all of the alternatives to on-target, it’s very difficult to test connection to the physical world e.g. connecting to the plant under control (both inputs and outputs) is difficult to do with the other approaches. This kind of connection is essential for system and integration testing.

Summary

Despite the complexities, on-target verification is an essential part of embedded software development – especially for high-integrity systems.

DO-178C webinars

DO178C webinars

White papers


Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle

A Commercial Solution for Safety-Critical Multicore Timing Analysis

Related blog posts

How did the first real-time embedded system also produce the first timing bug?

.
2019-07-16

Unboxing the new RTBx

.
2017-07-25

Optimising for code size might not do what you expect - a GCC and PowerPC example

.
2015-02-09

Lesser used PowerPC instructions

.
2014-02-25

Pagination

  • Current page 1
  • Page 2
  • Page 3
  • Page 4
  • Next page Next ›
  • Last page Last »
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Embedded Software Testing Tools
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®
    • Data Coupling & Control Coupling
    • Aerospace Software Testing
    • DO-178C
    • Meeting DO-178C Objectives
    • AC 20-193 and AMC 20-193
    • Meeting A(M)C 20-193 Objectives
    • Certifying eVTOL
    • Certifying UAS

All materials © Rapita Systems Ltd. 2025 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter