Your browser does not support JavaScript! Skip to main content
Free 30-day trial DO-178C Handbook RapiCoupling Preview DO-178C Multicore Training Multicore Resources
Rapita Systems
 

Industry leading verification solutions

View All

Software Verification with RVS

RapiTest - Functional testing RapiCover - Coverage analysis RapiTime - Timing analysis RapiTask - RTOS scheduling visualization RapiCoverZero - Zero-footprint coverage analysis RapiTimeZero - Zero-footprint timing analysis RapiTaskZero - Zero-footprint scheduling analysis RVS Qualification Kits - Tool qualification for DO-178C RapiCouplingPreview - DCCC analysis

Multicore Verification with MACH178

MACH178 Core Pack - Getting started MACH178 Platform Pack - Platform evaluation MACH178 Resource Pack - Interference verification MACH178 Qualification Pack- Tool qualification

Product-related services

Tool Integration Training Consultancy Support

Other Solutions

RTBx - The ultimate data logging solution Sim68020 - Motorola 68020 Simulation

Using Our Solutions

RVS Development roadmap Product life cycle policy RVS Assurance issue policy

Latest from Rapita HQ

Latest news

Text: Whats New in RVS 3.25. Image: Double decker commercial airliner taking off from a runway with an overlay of code RVS 3.25 brings improved zero-footprint analysis to more platforms
Rapita Systems Collaborates with Wind River to Break the Multicore Certification Barrier
MACH178 Rapita Systems Launches Next Generation of MACH178 for Multicore
RVS 3.24 accelerates multicore software verification
View News

Latest from the Rapita blog

Introduction to Data Coupling and Control Coupling for DO-178C
The Evolution of DO-178 and ED-12 Standards
Retro gaming with the Sim68020
RVS gets a new timing analysis engine
View Blog

Latest discovery pages

Processor How to achieve multicore DO-178C certification with Rapita Systems
Plane How to achieve DO-178C certification with Rapita Systems
Military Drone Certifying Unmanned Aircraft Systems
control_tower DO-278A Guidance: Introduction to RTCA DO-278 approval
View Discovery pages

Upcoming events

DASC 2026
2026-09-13
DO-178C Multicore Virtual Training
2026-09-29
HISC 2026
2026-10-13
Supporting Multicore Interference Analysis using Branch Traces
2026-11-24
View Events

Technical resources for industry professionals

Latest White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
View White papers

Latest Videos

Supporting Multicore Interference Analysis using Branch Traces
Multicore Avionics (Aerospace Innovations)
AMACC Rev B & Multicore Certification: Key considerations for software verification in US defense programs
Certification-Ready Rust: GNAT Pro & RVS for Avionics Standards
View Videos

Latest Case studies

Case Study Front Cover
Multicore timing analysis support for ECSS-E-ST-40C R&D with MACH178
GMV case study front cover
GMV verify ISO26262 automotive software with RVS
Kappa: Verifying Airborne Video Systems for Air-to-Air Refueling using RVS
View Case studies

Other Resources

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

 Flyers

 Multicore resources

Discover Rapita

About us

The company menu

  • Customers
  • Partners & Distributors
  • Research projects
  • Contact us
  • Careers
  • Working at Rapita
  • Subscribe to newsletter

Industries

  Civil Aviation (DO-178C)   Military & Defense   Automotive (ISO 26262)   Space

Standards

  DO-178C   A(M)C 20-193

US office


info@rapitasystems.com Rapita Systems, Inc., 41131 Vincenti Ct., Novi, MI 48375, USA

UK office

+44 (0)1904 413945
info@rapitasystems.com Rapita Systems Ltd., Atlas House, Osbaldwick Link Road, York, YO10 3JB, UK

Spain office

+34 93 351 02 05
info@rapitasystems.com Rapita Systems S.L., Parc UPC, Edificio K2M, c/ Jordi Girona, 1-3, Barcelona 08034, Spain
Back to Top

Blog

All blogs

Measuring Execution Times

In previous blog posts we defined the concept of execution time [see Explaining execution time and The difference…

2011-05-15

Software Optimization Techniques #9: Single Path Code

The latest in the series of blog posts on optimizing embedded software with the aim of improving (i.e. reducing) worst-…

2011-03-24

Software Optimization Techniques #8: Look-up Tables

Continuing our series of blog posts on optimizing embedded software with the aim of improving (i.e. reducing) worst-…

2011-03-17

Software Optimization Techniques #7: Loop Unrolling

Our series of blog posts on optimizing embedded software with the aim of improving (i.e. reducing) worst-case execution…

2011-03-10

Software Optimization Techniques #6: Loop Invariants

Continuing our series of blog posts on optimizing embedded software with the aim of improving (i.e. reducing) worst-…

2011-02-25

Software Optimization Techniques #5: Loop Jamming

The series on optimizing embedded software with the aim of improving (i.e. reducing) worst-case execution times…

2011-02-21

Software Optimization Techniques #4: Loops Inside Functions / Inlining

This week our series of blog posts on optimizing embedded software with the aim of improving (i.e. reducing) worst-case…

2011-02-11

Software Optimization Techniques #3: Native Size Variables

Continuing our series of blog posts on optimizing embedded software with the aim of improving (i.e. reducing) worst-…

2011-02-04

Software Optimization Techniques #2: Knowing the Processor

Continuing our series of blog posts on optimizing embedded software with the aim of improving (i.e. reducing) worst-…

2011-01-27

Software Optimization Techniques #1: An Introduction To Optimizing Embedded Software

This week we begin a series of blog posts on optimizing embedded software with the aim of improving (i.e. reducing)…

2011-01-21

Posing an alternative to "best practice" for jitter

Michael Barr wrote about jitter in a recent blog posting at Embedded Gurus. Here's what Michael had to say and our…

2010-12-22

Is your debugger working properly?

At Rapita we have heard most tales about unusual coding and debugging issues. Here’s one we thought you might be…

2010-12-15

Pagination

  • First page « First
  • Previous page ‹ Previous
  • …
  • Page 11
  • Page 12
  • Page 13
  • Page 14
  • Page 15
  • Current page 16
  • Page 17
  • Page 18
  • Page 19
  • Next page Next ›
  • Last page Last »

RapiTimes

Subscribe to the RapiTimes newsletter to receive updates about our blog posts, webinars, product releases, white papers and industry news.

Subscribe

Popular tags

Code coverage Timing analysis Multicore FACE Testing WCET Qualification MC/DC A(M)C 20-193 Rapita DCCC RTBx Scheduling RVS Ada MACH178 DO-178B/C C RapiCover RapiTest RapiTask RapiTime RapiTetris Embedded ISO26262 Optimization Research project All Blogs

  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Success Stories
  • Success Stories Menu

    • Airbus Defence & Space
    • BAE Systems
    • Cobham
    • Collins Aerospace
    • Leonardo
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Data Coupling & Control Coupling
    • DO-178C
    • AC 20-193 and AMC 20-193
    • Certifying eVTOL
    • Certifying UAS

All materials © Rapita Systems Ltd. 2026 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter