Your browser does not support JavaScript! Skip to main content
Free 30-day trial Customer portal Careers DO-178C Handbook
 
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing   RapiCover - Structural coverage analysis   RapiTime - Timing analysis (inc. WCET)   RapiTask - Scheduling visualization   RapiCoverZero - Zero footprint coverage analysis   RapiTimeZero - Zero footprint timing analysis   RapiTaskZero - Zero footprint scheduling analysis

Multicore verification

  MACH178   Multicore Timing Solution   RapiDaemons

Services

  V & V Services   Qualification   Training   Tool Integration  Support

Industries

  Aerospace (DO-178C)   Automotive (ISO 26262)   Space

Other

  RTBx   Mx-Suite   Software licensing   Product life cycle policy  RVS development roadmap

Latest from Rapita HQ

Latest news

Danlaw Acquires Maspatechnologies - Expanding Rapita Systems to Spain
Rapita co-authored paper wins ERTS22 Best paper award
A look back on Rapita's Multicore DO-178C training in Huntsville
RVS 3.17 Launched
View News

Latest from the Rapita blog

Why mitigating interference alone isn’t enough to verify timing performance for multicore DO-178C projects
There are how many sources of interference in a multicore system?
Supporting modern development methodologies for verification of safety-critical software
Flexible licensing software fit for modern working
View Blog

Latest discovery pages

do178c DO-178C Guidance: Introduction to RTCA DO-178 certification
matlab_simulink MATLAB® Simulink® MCDC coverage and WCET analysis
code_coverage_ada Code coverage for Ada, C and C++
amc-20-193 AMC 20-193
View Discovery pages

Upcoming events

Aerospace Tech Week Europe 2023
2023-03-29
Certification Together International Conference
2023-05-10
View Events

Technical resources for industry professionals

Latest White papers

DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis
Compliance with the Future Airborne Capability Environment (FACE) standard
View White papers

Latest Videos

Efficient DO-178C verification - WCET analysis
Efficient DO-178C verification - Code coverage
Efficient DO-178C verification - Functional testing
SCADE Test video thumbnail
Complementary DO-178C verification with Ansys(R) SCADE Test(TM) and RVS
View Videos

Latest Case studies

Supporting ISO 26262 ASIL D software verification for EasyMile
RapiCover’s advanced features accelerate the certification of military UAV Engine Control
Front cover of whitepaper collins
Delivering world-class tool support to Collins Aerospace
View Case studies

Other Downloads

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 930 46 42 72
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3, Office 306-307
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top

Rapita Systems leads the way on Multicore research

Breadcrumb

  1. Home
  2. Latest news
  3. Rapita Systems leads the way on Multicore research
2019-01-02

In December, Rapita Systems were pleased to welcome Dan Iorga of the Multicore Programming Group, Imperial College London, to our York offices.

 

Researching for his PhD, Dan's focus is on worst-case execution time analysis of multicore systems. The need to use multicore processors in the aerospace industry is growing, prompting the FAA to release the CAST-32A position paper. This is an area Rapita Systems has been researching for over 10 years, developing the first commercially-viable solution.

 

During his visit, Dan and our senior multicore engineer, Dr Christos Evripidou, compared their approaches to generating microbenchmarks, which create configurable degrees of contention on shared hardware resources in multicore systems, subsequently generating interference between cores. Microbenchmarks are a key component of Rapita's multicore timing analysis solution.

We conducted a short interview with Dan during his visit, the transcript of which can be found below:

Dan Iorga of the Multicore Programming Group, Imperial College London Dan Iorga of the Multicore Programming Group, Imperial College London

What are the biggest challenges of using multicore within the safety-critical domain?

Manufacturers optimize their processors for average performance. But in the safety-critical industry we are actually interested in the worst case performance. Multicore processors are especially difficult to reason about in terms of worst case behavior as they are more complex.

For example?

Let's say you are designing a car, [and] you are interested in the airbag system of that car. You want that airbag to deploy exactly when you planned it to deploy, not one microsecond later, not one microsecond earlier.

So Multicore processors are especially difficult to reason about because they are more complex and therefore have more shared resources that can cause a lot of interference.

Where do you think your multicore worst-case execution time research can be applied in the industry?

Rapita Systems' Multicore Timing Services

There are a couple of industries that are interested in real time. I can think of the aerospace industry, the automotive industry and even the medical industry.

If you have an airplane's landing gear, or the airbag of a car, or the pacemaker of a patient, you want all these devices to work without any kind of a delay.

The biggest challenge you have in multicore systems is it's difficult to determine all the subtle interactions that you have between the cores of your system.

Also, industry manufacturers might choose not to disclose all of these details in order to gain a competitive advantage.

In my research, I focus on automatically uncovering these subtle interactions in order to expose the worst-case performance, the flaws of a processor.

What is your approach to generating microbenchmarks?

My approach for evaluating worst-case execution time on multicore systems relies on automically generating microbenchmarks. These automatically generated multicore benchmarks might uncover some subtle interactions in multicore processors that a human expert might not think of, or might miss out.

Video version

 

Thanks for visiting, Dan!

Rapita Systems thanks Dan for his visit and looks forward to catching up with him in the future.

If you'd like to find out more about our Multicore Timing Analysis Solution, please get in touch.

  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • AMC 20-193
    • What is CAST-32A?
    • Multicore Timing Analysis
    • MC/DC Coverage
    • Code coverage for Ada, C & C++
    • Embedded Software Testing Tools
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C
    • WCET Tools
    • Worst Case Execution Time
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®

All materials © Rapita Systems Ltd. 2023 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter