Your browser does not support JavaScript! Skip to main content
Free 30-day trial DO-178C Handbook RapiCoupling Preview DO-178C Multicore Training Multicore Resources
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing  RapiCover - Structural coverage analysis  RapiTime - Timing analysis (inc. WCET)  RapiTask - Scheduling visualization  RapiCoverZero - Zero footprint coverage analysis  RapiTimeZero - Zero footprint timing analysis  RapiTaskZero - Zero footprint scheduling analysis  RapiCouplingPreview - DCCC analysis

Multicore Verification

  MACH178  MACH178 Foundations  Multicore Timing Solution  RapiDaemons

Engineering Services

  V&V Services  Data Coupling & Control Coupling  Object code verification  Qualification  Training  Consultancy  Tool Integration  Support

Industries

  Civil Aviation (DO-178C)   Automotive (ISO 26262)   Military & Defense   Space

Other

RTBx Mx-Suite Software licensing Product life cycle policy RVS Assurance issue policy RVS development roadmap

Latest from Rapita HQ

Latest news

SAIF Autonomy to use RVS to verify their groundbreaking AI platform
RVS 3.22 Launched
Hybrid electric pioneers, Ascendance, join Rapita Systems Trailblazer Partnership Program
Magline joins Rapita Trailblazer Partnership Program to support DO-178 Certification
View News

Latest from the Rapita blog

How to certify multicore processors - what is everyone asking?
Data Coupling Basics in DO-178C
Control Coupling Basics in DO-178C
Components in Data Coupling and Control Coupling
View Blog

Latest discovery pages

control_tower DO-278A Guidance: Introduction to RTCA DO-278 approval
Picture of a car ISO 26262
DCCC Image Data Coupling & Control Coupling
Additional Coe verification thumb Verifying additional code for DO-178C
View Discovery pages

Upcoming events

Avionics and Testing Innovations 2025
2025-05-20
DASC 2025
2025-09-14
DO-178C Multicore In-person Training (Fort Worth, TX)
2025-10-01
DO-178C Multicore In-person Training (Toulouse)
2025-11-04
View Events

Technical resources for industry professionals

Latest White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
View White papers

Latest Videos

Rapita Systems - Safety Through Quality
Simulation for the Motorola 68020 microprocessor with Sim68020
AI-driven Requirements Traceability for Faster Testing and Certification
Multicore software verification with RVS 3.22
View Videos

Latest Case studies

GMV case study front cover
GMV verify ISO26262 automotive software with RVS
Kappa: Verifying Airborne Video Systems for Air-to-Air Refueling using RVS
Supporting DanLaw with unit testing and code coverage analysis for automotive software
View Case studies

Other Resources

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

 Multicore resources

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 93 351 02 05
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top Contact Us

DO-178B, DO-178C and Worst-Case Execution Time

Breadcrumb

  1. Home
2012-11-19

In the world of aerospace software engineering, development is guided by the objectives of DO-178B (or the more recent update, DO-178C). Behind this are a number of committees, and through their discussions they translate their intent into measurable objectives. Understanding this intent is a key part of successful aerospace software development.

What is the primary intent of DO-178B software development?

The primary intent of DO-178B software development is traceable compliance. A requirement is placed on the software and through a number of stages of commitment and analysis a software implementation is created that complies with that requirement. Along the way, additional potential errors arising from those commitments are assessed and mitigated. In this view, the software can be said to be "designed not to fail".

What does DO-178B say about worst-case execution time?

Delivering its output at the wrong time (usually, this means "too late") is one way in which software can fail to comply with the requirements. Ideally each output would have an associated delivery time with respect to the major cycle of the system, but in practice each task in the system has an assigned budget, or deadline, and as long as each output is produced before the deadline is reached, the outputs are guaranteed to be timely. In objective 6.3.4f, a number of reviews and analyses are listed to show accuracy and consistency, including that of execution time, and in 6.4.3a the object refers to the ability of requirements-based hardware/software integration testing to reveal problems with execution-time requirements.

How does this relate to worst-case execution time analysis?

Showing that an output will be produced before some deadline is reached is no easy task. Worst-case behaviour must be reliably reproduced, and reliably measured or calculated without undue pessimism. In many cases, software and hardware features are restricted and carefully designed to ensure that such measurements are feasible. Such restrictions, however, eventually buckle under the pressure of additional functionality to be squeezed into the embedded system. The expanding variety of application structures, hardware features and embedded operating systems means that the intent of airworthiness regulators becomes increasingly difficult to capture into measurable objectives.

A quick guide to the DO-178C update

Bearing in mind the difficulty of translating intent into measurable objectives, one might expect that DO-178C provides no additional guidance on worst-case execution time behaviour. However, the update does provide several clarifications that we have acted upon:

  • 6.3.4f comes under "reviews and analyses" but refers to concepts such as worst-case execution timing, resource contention and interrupt conflicts that are difficult to assess in a modern application. In DO-178C, the entire section 6.3 is given additional text in its introduction to point out that there are items here that could be assessed through testing. Specific guidance has been added in 6.3.4f to indicate that the effects of compiler options, linker options and hardware features must be taken into account when examining worst-case execution time. Our own recommended workflow for execution time analysis includes examination of execution time distribution to help identify where to investigate the source code and object code.
  • 11.20i - the new name for 11.20d - now explicitly mentions "timing margins including worst-case execution time". There should be some explanation in the corresponding section of the Software Accomplishment Summary to justify the particular worst-case execution time method chosen. Our stand-alone recommended workflow for execution time analysis can be referenced or incorporated here as needed.
  • The accompanying document DO-248C (ED-94C) provides some additional guidance on problematic issues in determining worst-case execution time under FAQ#73. It indicates the preference for restrictions in the hardware and software architecture to improve the predictability of execution times and to simplify worst-case analysis. RapiTime's detailed execution time measurement and visualisation provides further insight into predictability of the execution times - either showing that the desired predictability is present, or revealing the specific parts of the code where the predictability is absent. This view of the software timing behaviour represents an excellent starting-point for further investigation.
  • FAQ#73 also indicates that, while the software requirements data and software design description objectives have not changed, the requirements should include information on worst-case execution time (deadline or budget in the requirements, resource limitation information in the design description). The method for measuring the execution time should be presented within the design description. If RapiTime is used for worst-case optimisation or jitter reduction, those specific workflows should also be presented here. Our products ship with user guides that include details of these specific workflows, ideal for referencing from the design description.

I am presenting on test effectiveness for WCET tool qualification at Avionics Europe in 2013. Keep an eye out for more on this topic early in the New Year.

DO-178C webinars

DO178C webinars

White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis

Related blog posts

DO-178C - Stage of Involvement 4

.
2022-04-06

DO-178C - Stage of Involvement 3

.
2022-03-23

DO-178C - Stage of Involvement 2

.
2022-03-09

DO-178C - Stage of Involvement 1

.
2022-03-01

Pagination

  • Current page 1
  • Page 2
  • Page 3
  • Page 4
  • Page 5
  • Next page Next ›
  • Last page Last »
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Embedded Software Testing Tools
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®
    • Data Coupling & Control Coupling
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C
    • AC 20-193 and AMC 20-193
    • ISO 26262
    • What is CAST-32A?

All materials © Rapita Systems Ltd. 2025 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter