Your browser does not support JavaScript! Skip to main content
Free 30-day trial DO-178C Handbook RapiCoupling Preview DO-178C Multicore Training Multicore Resources
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing  RapiCover - Structural coverage analysis  RapiTime - Timing analysis (inc. WCET)  RapiTask - Scheduling visualization  RapiCoverZero - Zero footprint coverage analysis  RapiTimeZero - Zero footprint timing analysis  RapiTaskZero - Zero footprint scheduling analysis  RapiCouplingPreview - DCCC analysis

Multicore Verification

  MACH178  MACH178 Foundations  Multicore Timing Solution  RapiDaemons

Engineering Services

  V&V Services  Data Coupling & Control Coupling  Object code verification  Qualification  Training  Consultancy  Tool Integration  Support

Industries

  Civil Aviation (DO-178C)   Automotive (ISO 26262)   Military & Defense   Space

Other

RTBx Mx-Suite Software licensing Product life cycle policy RVS Assurance issue policy RVS development roadmap

Latest from Rapita HQ

Latest news

SAIF Autonomy to use RVS to verify their groundbreaking AI platform
RVS 3.22 Launched
Hybrid electric pioneers, Ascendance, join Rapita Systems Trailblazer Partnership Program
Magline joins Rapita Trailblazer Partnership Program to support DO-178 Certification
View News

Latest from the Rapita blog

How to certify multicore processors - what is everyone asking?
Data Coupling Basics in DO-178C
Control Coupling Basics in DO-178C
Components in Data Coupling and Control Coupling
View Blog

Latest discovery pages

control_tower DO-278A Guidance: Introduction to RTCA DO-278 approval
Picture of a car ISO 26262
DCCC Image Data Coupling & Control Coupling
Additional Coe verification thumb Verifying additional code for DO-178C
View Discovery pages

Upcoming events

XPONENTIAL 2025
2025-05-19
Avionics and Testing Innovations 2025
2025-05-20
DASC 2025
2025-09-14
DO-178C Multicore In-person Training (Fort Worth, TX)
2025-10-01
View Events

Technical resources for industry professionals

Latest White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
View White papers

Latest Videos

Rapita Systems - Safety Through Quality
Simulation for the Motorola 68020 microprocessor with Sim68020
AI-driven Requirements Traceability for Faster Testing and Certification
Multicore software verification with RVS 3.22
View Videos

Latest Case studies

GMV case study front cover
GMV verify ISO26262 automotive software with RVS
Kappa: Verifying Airborne Video Systems for Air-to-Air Refueling using RVS
Supporting DanLaw with unit testing and code coverage analysis for automotive software
View Case studies

Other Resources

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

 Multicore resources

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 93 351 02 05
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top Contact Us

Breadcrumb

  1. Home
RapiDaemons

Analyze interference in multicore systems

RapiDaemons

Why choose RapiDaemons?

  •  Analyze interference in multicore systems
  •  Produce evidence for DO-178C and A(M)C 20-193
  •  Evaluate multicore hardware and RTOS
  •  Evaluate worst-case timing scenarios robustly
Contact us
  • Overview
  • Features
  • Resources
  • FAQs

Analyze interference in multicore systems

Interference effects in multicore systems can affect the timing behavior and predictability of software.

RapiDaemons support the analysis of interference in multicore systems by creating configurable degrees of contention on specific hardware resources during testing.

analyze multicore interference
produce AMC20193 evidence

Produce evidence for DO-178C and A(M)C 20-193

DO-178C and A(M)C 20-193 together provide guidelines for the use of multicore systems in critical aerospace software development.

Some of the key objectives in A(M)C 20-193 relate to multicore timing analysis. RapiDaemons support this by applying configurable degrees of contention to hardware resources, allowing timing behavior to be analyzed while multicore interference is present in a controlled manner. The behavior of RapiDaemons is validated, making them suitable for use in DO-178C-compliant process.

Evaluate multicore hardware and RTOS

Different multicore systems can exhibit a range of interference behaviors. A combination of hardware, RTOS and software architecture decisions may support the development of software with predictable timing behavior, or may impede it.

RapiDaemons support the evaluation of multicore hardware and RTOSs by letting you quantify the timing behavior of applications running on these systems under a range of interference scenarios.

evaluate hardware and RTOS
evaluate worst-case scenarios

Evaluate worst-case timing scenarios robustly

RapiDaemons allow you to investigate a range of interference scenarios including “worst-case” scenarios and support robustness testing for timing behavior.

The Surrogate RapiDaemons tool produces Surrogate applications that produce a predefined interference behavior. This is often used to generate interference similar to that produced by a real application, letting you test realistic scenarios without needing to have every application running. To support robustness testing for timing behavior, the Discovery RapiDaemons tool lets you generate applications that cause extremely high interference.

Product features

  • Analyze interference in multicore systems Analyze multicore timing behavior under a range of interference scenarios.
    Discover this feature
  • Verify hardware event monitors Verify the behavior of hardware event monitors on your system.
    Discover this feature
  • Standard RapiDaemons Generate interference and study interference effects on common interference channels.
    Discover this feature
  • Advanced RapiDaemons Generate interference and study interference effects on complex interference channels.
    Discover this feature
  • Tuneable RapiDaemons Fine-grained analysis through configurable contention on shared resources.
    Discover this feature
  • Surrogate RapiDaemon tool Automatically combine RapiDaemons to mimic the interference profile of your applications.
    Discover this feature
  • Porting and customization RapiDaemons are customized for use with your multicore environment.
    Discover this feature

Videos

 
Multicore Avionics Certification for High-integrity DO-178C projects
Multicore Avionics Certification for High-integrity DO-178C projects
00:03:02 | Overview
 
Enabling cost-effective modular avionics with FACE
00:07:11 | Explainer
 
Verifying Multicore Systems supporting the FACE standard - ATW Global 2021
00:18:28 | Presentation
 
MASTECS Project
00:02:18 | Research project
 

Downloads

  Flyer
Using RVS to support multicore timing analysis
  Webinar
Out of the box Solution for Multicore Analysis
 
A Commercial Solution for Safety-Critical Multicore Timing Analysis
  Brochure
Rapita Systems Brochure
  Product brief
Interference channel analysis support for multicore airworthiness certification with RapiDaemons
  Product brief
RapiDaemon Tool Qualification for DO-178C

Pagination

  • Current page 1
  • Page 2
  • Next page ›
  • Last page Last »

News & Blog

News
New paper: Surrogate Applications for Multicore Contention Modeling
News
NXP MCFA 2020
Blog
Assured Multicore Partitioning for FACE Systems

Pagination

  • Current page 1
  • Page 2
  • Next page ›
  • Last page Last »

Frequently asked questions

  • General
  • Certification and qualification
  • Compatibility
  • Licensing and support
Expand All
  • What is a RapiDaemon?  
  • How do I use RapiDaemons? 
  • Which hardware architectures can you analyze? 
  • What are 'porting' and 'configuration' of RapiDaemons  
  • Do I need to use RVS tools to use RapiDaemons?  
  • Do you have a standard set of RapiDaemons for my hardware?  
  • What do I get when I get access to RapiDaemons? 
  • Do you verify the behavior of RapiDaemons?  
  • How are RapiDaemons licensed? 
  • What is a RapiDaemon?

    A RapiDaemon is an application designed to create contention in a predictable and controlled manner on a specific shared resource in a multicore system. The effect of this contention can then be measured to identify interference channels and impacts on execution times.

    Rapita have developed and optimized a set of standard RapiDaemons that target shared resources common to most multicore architectures, such as main memory. Some projects will require the creation of custom RapiDaemons for a specific architecture.

  • What are 'porting' and 'configuration' of RapiDaemons

    Before timing analysis can begin, it is essential to confirm that existing RapiDaemons operate as intended on a specific board. If they do not, it may be necessary to customize them to make them behave as they are designed to (a similar intention to a target integration, where we get the instrumented application software running on a specific target).

    'Porting’ and ‘configuration’ of RapiDaemons are roughly equivalent terms in this context. For RapiDaemons to work as intended, they need to go through a configuration phase where their internal parameters are tuned as required. They’re then tested to ensure compatibility with the platform in question.

    Each type of RapiDaemon may be implemented for a different instruction-set architecture and platform. While the main logic behind their behavior remains the same, they must be ported to execute correctly on each new platform.

  • Do you verify the behavior of RapiDaemons?

    Yes. We develop and test RapiDaemons against appropriate requirements, e.g. RapiDaemon M should access resource R when run N times.

  • Which hardware architectures can you analyze?

    We can analyze almost all hardware architectures. Our engineers work with you to determine the optimal strategy for integrating our RVS tools with your target, including hardware characterization and design considerations to best fit the hardware you're using.

    To work with an architecture that is new to us, we first identify which metrics we can collect from the hardware, then adapt RapiDaemons for the architecture and implement a strategy to collect data from it.

    For a list of multicore architectures, RTOSs, boards and middleware we've worked with, see our compatibility page.

  • How do I use RapiDaemons?

    RapiDaemons are delivered as object files that are compatible with your multicore platform. To configure these for use on your platform, these need to be linked together with your software’s object files. After this initial work, RapiDaemons can be automatically initialized using RapiTest and RapiTime.

    When we deliver RapiDaemons, we include documentation describing how to configure and initialize them.

  • Do I need to use RVS tools to use RapiDaemons?

    After linking RapiDaemons object files with your software (see “How do I use RapiDaemons?”), RapiDaemons are typically initialized through either RapiTest or RapiTime, which automate the initialization, making it easy to use RapiDaemons.

  • Do you have a standard set of RapiDaemons for my hardware?

    Some of the multicore systems that we’ve worked with are listed in our FAQ “Which hardware architectures can you analyze?”. Standard RapiDaemons are available for many of the systems that we’ve analyzed. For more information, contact us.

  • What do I get when I get access to RapiDaemons?

    We deliver RapiDaemons themselves as binary applications that are ported for compatibility with your multicore system. We also include documentation describing the purpose of each RapiDaemon in the library and how to use them.

    We include support and maintenance for RapiDaemons, giving you access to our support team and to new RapiDaemons that we develop.

    DO-330 Qualification kits are available for RapiDaemons to support the use of RapiDaemons in projects certifying to DO-178C or similar guidelines. These are available separately.

  • How are RapiDaemons licensed?

    RapiDaemons are licensed as part of MACH178 or the Multicore Timing Solution. For more information, see those solutions or contact us.

  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Embedded Software Testing Tools
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®
    • Data Coupling & Control Coupling
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C
    • AC 20-193 and AMC 20-193
    • ISO 26262
    • What is CAST-32A?

All materials © Rapita Systems Ltd. 2025 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter