Your browser does not support JavaScript! Skip to main content
Free 30-day trial Customer portal Contact
 
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing   RapiCover - Structural coverage analysis   RapiTime - Timing analysis (inc. WCET)   RapiTask - Scheduling visualization   RapiCoverZero - Zero footprint coverage analysis   RapiTimeZero - Zero footprint timing analysis   RapiTaskZero - Zero footprint scheduling analysis

Multicore verification

  CAST-32A Compliance   Multicore Timing Solution   RapiDaemons

Services

  V & V Services   Qualification   Training   Tool Integration

Industries

  Aerospace (DO-178C)   Automotive (ISO 26262)   Space

Other

  RTBx   Mx-Suite   Software licensing   Product life cycle policy

Latest from Rapita HQ

Latest news

Propelling the next generation of scientists
DO-178C Virtual Training - November 2020
NXP MCFA 2020

Latest from the Rapita blog

Leveraging FACE Conformance Artifacts to Support Airworthiness
Assured Multicore Partitioning for FACE Systems
Going above and beyond the quality standards

Upcoming events

Safe Use of Multi-Core Processors Seminar
2021-04-05

Technical resources for industry professionals

Latest White Papers

Multicore Timing Analysis for DO-178C
Seven Roadblocks to 100% Structural Coverage (and how to avoid them)
Eight top code coverage questions in embedded avionics systems

Latest Videos

MASTECS Project
Testing using the RapiTest scripting language thumbnail
Testing using the RapiTest scripting language
Continuous verification with RVS and Jenkins Thumbnail
Continuous verification with RVS and Jenkins
Zero footprint timing analysis with RapiTime Zero Thumbnail
Zero footprint timing analysis with RapiTime Zero
RapiTask Zero Thumbnail
Zero-footprint system event tracing with RapiTask Zero

Latest Webinars

Incremental Assurance of Multicore Integrated Modular Avionics (IMA)
Certifying multicore systems for DO-178C (CAST-32A) projects
Airborne Safety with FACE™ in the Digital Battlespace

Latest Case studies

Cobham Aerospace Connectivity: RapiCover continues to deliver on the most challenging targets
DO-178B Level A Embraer FCS
Validation of COTS Ada Compiler for Safety-Critical Applications

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita

US office

+1 248-957-9801
info@rapitasystems.com
41131 Vincenti Ct.
Novi, MI, 48375
USA

UK office

+44 (0)1904 413945
enquiries@rapitasystems.com
Atlas House
York, YO10 3JB
UK

Back to Top

Hardware acceleration features that make real-time hard – an overview

Breadcrumb

  1. Home
  2. Blog
  3. Hardware acceleration features that make real time hard – an overview
2012-10-29

New performance-enhancing features in modern processors can mean it is harder, not easier, to establish the worst-case execution time (WCET) of an application. Why is this happening?

Real-time systems and WCET

A real-time system is generally considered to be one where the correctness of the system depends not only on the result produced by that system, but also on the time at which that result is produced. In lots of systems, this translates directly into the concept of deadlines: a time by which a particular calculation must be complete or a result must be provided. Failure to meet deadlines causes problems, which depending on the system may range from inconvenient to catastrophic.

New hardware features and WCET

As systems have become larger and more complicated, it's become increasingly difficult to establish a value for the worst-case execution time. In part, this is because the software itself is larger and so there are a larger number of possible paths that the execution can follow. However, a significant difficulty is posed by new performance-enhancing features that are included in modern processors. Features like pipelined architectures, instruction and data caches and multicore processors make it much more difficult to establish the WCET and therefore, more difficult to guarantee that a system will meet its deadlines.

At first glance this may appear counter-intuitive: how can a feature that's supposed to improve performance make it more difficult to guarantee that deadlines are met? The key here is that the new hardware features are concerned with improving average case performance. Frequently the average case is improved dramatically, but at the expense of making it difficult to establish what happens in the worst-case.

This is because the state of the hardware, as well as the execution behaviour of the software, now has an effect on the execution time - for example, if a function requires access to some data, the execution time of that function will be less if that data is stored in a cache than it would be if the data must be retrieved from RAM. Often, methods to work around this behaviour lead to increasingly pessimistic results.

RapiTime and WCET

Developers of real-time systems spend lots of time and effort ensuring that their systems are schedulable, i.e. that they will always meet their deadlines. At Rapita, we help with this by providing RapiTime - a software toolset that allows the WCET for an application to be established. If you can prove that the system will meet all its deadlines even if everything runs for its WCET, you can be confident that the system won't fail because of a timing problem.

In future posts, we'll consider some of the technologies that make real-time analysis difficult in more detail, and examine some of the techniques that can be used with RapiTime to help to determine the WCET in systems that use them.

White papers

  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask

    • CAST-32A Compliance Package
    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • AMC 20-193
    • What is CAST-32A?
    • Multicore Timing Analysis

    • MC/DC Coverage
    • Code coverage for Ada, C & C++
    • Embedded Software Testing Tools
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C Testing

    • WCET Tools
    • Worst Case Execution Time

All materials © Rapita Systems Ltd. 2021 - All rights reserved | Privacy information Subscribe to our newsletter