Your browser does not support JavaScript! Skip to main content
Free 30-day trial DO-178C Handbook RapiCoupling Preview DO-178C Multicore Training Multicore Resources
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing  RapiCover - Structural coverage analysis  RapiTime - Timing analysis (inc. WCET)  RapiTask - Scheduling visualization  RapiCoverZero - Zero footprint coverage analysis  RapiTimeZero - Zero footprint timing analysis  RapiTaskZero - Zero footprint scheduling analysis  RapiCouplingPreview - DCCC analysis

Multicore Verification

  MACH178  MACH178 Foundations  Multicore Timing Solution  RapiDaemons

Engineering Services

  V&V Services  Data Coupling & Control Coupling  Object code verification  Qualification  Training  Consultancy  Tool Integration  Support

Industries

  Civil Aviation (DO-178C)   Automotive (ISO 26262)   Military & Defense   Space

Other

RTBx Sim68020 Mx-Suite Software licensing Product life cycle policy RVS Assurance issue policy RVS development roadmap

Latest from Rapita HQ

Latest news

SAIF Autonomy to use RVS to verify their groundbreaking AI platform
RVS 3.22 Launched
Hybrid electric pioneers, Ascendance, join Rapita Systems Trailblazer Partnership Program
Magline joins Rapita Trailblazer Partnership Program to support DO-178 Certification
View News

Latest from the Rapita blog

How emulation can reduce avionics verification costs: Sim68020
Multicore timing analysis: to instrument or not to instrument
How to certify multicore processors - what is everyone asking?
Data Coupling Basics in DO-178C
View Blog

Latest discovery pages

Military Drone Certifying Unmanned Aircraft Systems
control_tower DO-278A Guidance: Introduction to RTCA DO-278 approval
Picture of a car ISO 26262
DCCC Image Data Coupling & Control Coupling
View Discovery pages

Upcoming events

DASC 2025
2025-09-14
DO-178C Multicore In-person Training (Fort Worth, TX)
2025-10-01
DO-178C Multicore In-person Training (Toulouse)
2025-11-04
HISC 2025
2025-11-13
View Events

Technical resources for industry professionals

Latest White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
View White papers

Latest Videos

How to make AI safe in autonomous systems with SAIF
Rapita Systems - Safety Through Quality
Simulation for the Motorola 68020 microprocessor with Sim68020
AI-driven Requirements Traceability for Faster Testing and Certification
View Videos

Latest Case studies

GMV case study front cover
GMV verify ISO26262 automotive software with RVS
Kappa: Verifying Airborne Video Systems for Air-to-Air Refueling using RVS
Supporting DanLaw with unit testing and code coverage analysis for automotive software
View Case studies

Other Resources

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

 Multicore resources

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 93 351 02 05
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top Contact Us

Understanding the value of WCET optimisation within high-integrity real-time software

Breadcrumb

  1. Home
Nick
2010-05-06

High-integrity software is typically thought of as being carefully constructed according to rigorous development procedures that primarily ensure its functional correctness. One casualty of this process can be run-time performance but, given the relatively small number of units being produced, the run-time performance can be addressed by over-specifying the hardware. In this environment, timing optimisation would appear to be completely inappropriate, since it should be unnecessary and could add to the already high costs of ensuring functional correctness.

However, optimisation does have an important role to play in high-integrity, real-time software. In order to function correctly, the software must not only compute the correct results but also compute those results within a well bounded amount of time. Establishing a worst-case execution time (WCET) less than the allotted budget can be extremely difficult in the presence of complex software and hardware and it may well be cheaper to apply some well chosen WCET optimisations as part of the timing validation process.

WCET optimisations are modifications to the software that either improve the actual performance of the software or make it possible (or cost-effective) to establish a lower WCET value. Unlike traditional average-case optimisations which generally add complexity to the code, WCET optimisations often result in software that is either no more complex or even simpler than the original code. Making any change at all to the software is an additional development cost but WCET optimisations are less expensive in the development process than average-case optimisations.

Consider the following loop. The worst-case execution time is achieved when the loop iterates over all 100 elements, testing each for being zero.

for( i = 0; i < 100; ++i )
{
if( 0 == data[i] )
{
/* After first zero, all subsequent values are zero
* and we can safely exit the loop.
*/
break;
}
sum += data[i];
}

In this version of the same code, we have removed the test for zero. Now the WCET is still achieved when the loop iterates over all 100 elements but we have saved 100 tests for zero data. The code is simpler and the WCET is lower.

for( i = 0; i < 100; ++i )
{
/* After first zero, all subsequent values are zero
* and we can safely continue the loop.
*/
sum += data[i];
}

Furthermore, since the loop now always executes exactly 100 times, it lends itself to easy unrolling. In the example below there will be 25 test-and-branch operations rather than 100. Note that automatic, compiler loop unrolling is typically disabled in high-integrity projects, making such manual loop unrolling more effective than would otherwise be the case.

for( i = 0; i < 100; i += 4 )
{
sum += data[i] + data[i+1] + data[i+2] + data[i+3];
}

RapiTime cannot tell which WCET optimisations to apply to the code but it can tell where in the software such optimisations will have their biggest impact. By applying only the optimisations with the biggest effect, we minimise the number of optimisations applied and thus the development costs that arise from optimisation. This allows us to reach the point at which WCET optimisations are more cost-effective than proving timing correctness without such optimisations.

DO-178C webinars

DO178C webinars

White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis

Related blog posts

Hardware acceleration features that make real-time hard – pipelined architectures

.
2012-11-28

DO-178B, DO-178C and Worst-Case Execution Time

.
2012-11-19

Hardware acceleration features that make real-time hard – an overview

.
2012-10-29

Goldilocks WCET: Not too optimistic, not too pessimistic

.
2012-10-08

Pagination

  • First page « First
  • Previous page ‹ Previous
  • Page 1
  • Page 2
  • Current page 3
  • Page 4
  • Page 5
  • Page 6
  • Next page Next ›
  • Last page Last »
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Embedded Software Testing Tools
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®
    • Data Coupling & Control Coupling
    • Aerospace Software Testing
    • DO-178C
    • Meeting DO-178C Objectives
    • AC 20-193 and AMC 20-193
    • Meeting A(M)C 20-193 Objectives
    • Certifying eVTOL
    • Cerifying UAS

All materials © Rapita Systems Ltd. 2025 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter