Your browser does not support JavaScript! Skip to main content
Free 30-day trial Customer portal Careers DO-178C Handbook
 
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing   RapiCover - Structural coverage analysis   RapiTime - Timing analysis (inc. WCET)   RapiTask - Scheduling visualization   RapiCoverZero - Zero footprint coverage analysis   RapiTimeZero - Zero footprint timing analysis   RapiTaskZero - Zero footprint scheduling analysis

Multicore verification

  MACH178   Multicore Timing Solution   RapiDaemons

Services

  V & V Services   Qualification   Training   Tool Integration  Support

Industries

  Aerospace (DO-178C)   Automotive (ISO 26262)   Space

Other

  RTBx   Mx-Suite   Software licensing   Product life cycle policy  RVS development roadmap

Latest from Rapita HQ

Latest news

RVS 3.18 Launched
Solid Sands partners with Rapita Systems
Danlaw Acquires Maspatechnologies - Expanding Rapita Systems to Spain
Rapita co-authored paper wins ERTS22 Best paper award
View News

Latest from the Rapita blog

Measuring response times and more with RapiTime
Why mitigating interference alone isn’t enough to verify timing performance for multicore DO-178C projects
There are how many sources of interference in a multicore system?
Supporting modern development methodologies for verification of safety-critical software
View Blog

Latest discovery pages

do178c DO-178C Guidance: Introduction to RTCA DO-178 certification
matlab_simulink MATLAB® Simulink® MCDC coverage and WCET analysis
code_coverage_ada Code coverage for Ada, C and C++
amc-20-193 AMC 20-193
View Discovery pages

Upcoming events

Aeromart Montreal 2023
2023-04-04
Certification Together International Conference
2023-05-10
View Events

Technical resources for industry professionals

Latest White papers

DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
A Commercial Solution for Safety-Critical Multicore Timing Analysis
Compliance with the Future Airborne Capability Environment (FACE) standard
View White papers

Latest Videos

Streamlined software verification with RVS 3.18
Sequence analysis with RapiTime
Visualize call dependencies with RVS thumbnail
Visualize call dependencies with RVS
Analyze code complexity thumbnail
Analyze code complexity with RVS
View Videos

Latest Case studies

Supporting ISO 26262 ASIL D software verification for EasyMile
RapiCover’s advanced features accelerate the certification of military UAV Engine Control
Front cover of whitepaper collins
Delivering world-class tool support to Collins Aerospace
View Case studies

Other Downloads

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 930 46 42 72
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3, Office 306-307
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top

Blog

Breadcrumb

  1. Home
  2. Blog

All blogs

Is your compiler smarter than an undergraduate?

Recently I chanced upon a discussion among some undergraduates studying Computer Science.

2013-11-13

Is Windows Safe Mode faster for code?

In a conversation with a colleague, I found myself wondering what was the impact of running code under Windows vs a "…

2013-10-29

What are “co-operative” and “pre-emptive” scheduling algorithms?

Because of their complexity, most modern systems are reliant on scheduling algorithms for efficient multitasking and…

2013-10-22

Automatic generation of MC/DC test cases - a complete waste of time?

Blindly generating tests to produce 100% MC/DC coverage is not the way forward. The bottom line is you don’t actually…

2013-10-15

If RapiTime provides Ipoint coverage, why do I need RapiCover?

Users of RapiTime will probably be aware that one of the categories of information shown in a RapiTime report is "…

2013-10-09

How to configure makefiles in MATLAB®

When building Simulink® models, the build system can be configured in many ways. This blog gives a simple example/…

2013-10-01

Using Timed Finite Automata to define the timing behaviour of a system

What is Timed Finite Automata (TFA) and how can you use it to define the timing behaviour of your system?

2013-09-25

Things that make real-time hard: DRAM refresh

Continuing the series on things that make real-time hard, this week we focus on DRAM refresh. What effect does a DRAM…

2013-09-18

How to use the System Clock to extract timing data from a TriCore timer

We work with many different embedded microcontrollers at Rapita Systems, so it’s useful to understand the need for…

2013-09-11

Things that make real-time hard - parallelization

Continuing our series of posts on what makes real-time hard, this week the focus is on parallelization. What issues…

2013-09-04

It’s difficult to recruit programmers for Ada projects: myth or reality? (Part 3)

The final blog in our three-part series on recruiting programmers to use Ada features software developer Will Lunniss.

2013-08-20

Keeping Code Readable with Ada Generics

In my last blog post on Ada renames I re-iterated the commonly accepted guideline within the Ada community that langu

2013-08-13

Pagination

  • First page « First
  • Previous page ‹ Previous
  • …
  • Page 4
  • Page 5
  • Page 6
  • Page 7
  • Current page 8
  • Page 9
  • Page 10
  • Page 11
  • Page 12
  • …
  • Next page Next ›
  • Last page Last »

RapiTimes

Subscribe to the RapiTimes newsletter to receive updates about our blog posts, webinars, product releases, white papers and industry news.

Subscribe

Popular tags

Code coverage Timing analysis Multicore FACE Testing WCET Qualification MC/DC A(M)C 20-193 Rapita RTBx Scheduling RVS Ada MACH178 DO-178B/C C RapiCover RapiTest RapiTask RapiTime RapiTetris Embedded ISO26262 Optimization Research project All Blogs
  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • AMC 20-193
    • What is CAST-32A?
    • Multicore Timing Analysis
    • MC/DC Coverage
    • Code coverage for Ada, C & C++
    • Embedded Software Testing Tools
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C
    • WCET Tools
    • Worst Case Execution Time
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®

All materials © Rapita Systems Ltd. 2023 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter